SN54ALS6301JD
DRAM Controller, TTL, CDIP52Manufacturer: Texas Instruments
Categories: Memory Controllers
Quality Control: Learn More
The Texas Instruments SN54ALS6301JD is a TTL-compatible DRAM controller designed for robust operation. This component, part of the SN54ALS6301 series, features a 20-bit address bus width and supports four memory banks. It is housed in a 52-terminal ceramic dual in-line package (CDIP) with through-hole mounting and a terminal pitch of 2.54mm. The device operates within a wide industrial temperature range of -55°C to 125°C and utilizes a nominal supply voltage of 5V, with a maximum supply current of 220mA. Applications for this memory controller are found in demanding industrial and military environments requiring high reliability.
Additional Information
Series: SN54ALS6301RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Technology | TTL |
| Address_Bus_Width | 20 |
| Boundary_Scan | No |
| External_Data_Bus_Width | 0 |
| JESD_30_Code | R-CDIP-T52 |
| Low_Power_Mode | No |
| Number_of_Banks | 4 |
| Number_of_Terminals | 52 |
| Operating_Temperature_Max | 125.0000 |
| Operating_Temperature_Min | -55.0000 |
| Package_Body_Material | CERAMIC, METAL-SEALED COFIRED |
| Package_Code | DIP |
| Package_Equivalence_Code | DIP52,.6 |
| Package_Shape | Rectangular |
| Package_Style | IN-LINE |
| Supply_Current_Max | 220.00000000 |
| Supply_Voltage_Nom | 5.0000 |
| Surface_Mount | No |
| Terminal_Form | THROUGH-HOLE |
| Terminal_Pitch | 2.540 |
| Terminal_Position | Dual |
| uPs_uCs_Peripheral_ICs_Type | MEMORY CONTROLLER, DRAM |
Request a Quote
Clients Also Buy
SN74LS602J4
Memory Controller, TTL, CDIP20
SN74LS602N3
Memory Controller, TTL, PDIP20
THCT4502JD
Memory Controller, CMOS, CDIP48