TMX4C1029-12DJ
Nibble Mode DRAM, 1MX1, 120ns, CMOS, PDSO20Manufacturer: Texas Instruments
Categories: DRAMs
Quality Control: Learn More
Texas Instruments TMX4C1029-12DJ is a 1M x 1 bit Nibble Mode DRAM. This CMOS component features a maximum access time of 120ns and operates asynchronously. It is housed in a 20-lead PDSO (SOJ) package with a J-bend terminal form and a 1.27mm pitch, designed for surface mounting. The component supports 512 refresh cycles and operates within a supply voltage range of 4.5V to 5.5V, with a nominal voltage of 5V. The TMX4C1029 series DRAM is utilized in various industrial applications.
Additional Information
Series: TMX4C1029RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Length | 17.1450 |
| Width | 7.5700 |
| Technology | CMOS |
| Access_Mode | NIBBLE |
| Access_Time_Max | 120.0000000000000000 |
| JESD_30_Code | R-PDSO-J20 |
| Memory_Density | 1048576.0000000000000000 |
| Memory_IC_Type | NIBBLE MODE DRAM |
| Memory_Organization | 1MX1 |
| Memory_Width | 1 |
| Number_of_Functions | 1 |
| Number_of_Ports | 1 |
| Number_of_Terminals | 20 |
| Number_of_Words | 1048576.0000000000000000 |
| Number_of_Words_Code | 1M |
| Operating_Mode | Asynchronous |
| Output_Characteristics | 3-State |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | SOJ |
| Package_Shape | Rectangular |
| Package_Style | SMALL OUTLINE |
| Refresh_Cycles | 512 |
| Seated_Height_Max | 3.7600 |
| Supply_Voltage_Max | 5.50000 |
| Supply_Voltage_Min | 4.50000 |
| Supply_Voltage_Nom | 5 |
| Surface_Mount | Yes |
| Terminal_Form | J BEND |
| Terminal_Pitch | 1.270 |
| Terminal_Position | Dual |
Request a Quote
Clients Also Buy
TMX4C1029-10N
Nibble Mode DRAM, 1MX1, 100ns, CMOS, PDIP18
TMX4C1029-12N
Nibble Mode DRAM, 1MX1, 120ns, CMOS, PDIP18
TMX4C1029-15N
Nibble Mode DRAM, 1MX1, 150ns, CMOS, PDIP18