EPF10K130EBC356-2N
Loadable PLD, 0.5ns, CMOS, PBGA356Manufacturer: Intel
Categories: Programmable Logic Devices
Quality Control: Learn More
Intel EPF10K130EBC356-2N is a CMOS Loadable Programmable Logic Device (PLD) from the EPF10K130 series. This device operates within a 2.375V to 2.625V supply voltage range and features a maximum clock frequency of 714 MHz with a typical propagation delay of 0.5 ns. It offers 274 I/O lines and 6 dedicated inputs, organized within a 356-terminal, square, low-profile, grid array package (S-PBGA-B356). The component is designed for surface mounting with a 1.270 mm terminal pitch. Applications for this device include telecommunications, industrial control, and high-performance computing. The operating temperature range is 0°C to 70°C.
Additional Information
Series: EPF10K130RoHS Status: RoHS CompliantManufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Length | 35.0000 |
| Width | 35.0000 |
| Technology | CMOS |
| Clock_Frequency_Max | 714.00000 |
| JESD_30_Code | S-PBGA-B356 |
| Number_of_Dedicated_Inputs | 6 |
| Number_of_I_O_Lines | 274 |
| Number_of_Inputs | 274 |
| Number_of_Outputs | 274 |
| Number_of_Terminals | 356 |
| Operating_Temperature_Max | 70.0 |
| Operating_Temperature_Min | 0.0 |
| Organization | 6 DEDICATED INPUTS, 274 I/O |
| Output_Function | MIXED |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | LBGA |
| Package_Equivalence_Code | BGA356,26X26,50 |
| Package_Shape | Square |
| Package_Style | GRID ARRAY, LOW PROFILE |
| Programmable_Logic_Type | LOADABLE PLD |
| Propagation_Delay | 0.500 |
| Seated_Height_Max | 1.6300 |
| Supply_Voltage_Max | 2.62500 |
| Supply_Voltage_Min | 2.37500 |
| Supply_Voltage_Nom | 2.5 |
| Surface_Mount | Yes |
| Terminal_Form | Ball |
| Terminal_Pitch | 1.270 |
| Terminal_Position | Bottom |
Request a Quote
Clients Also Buy
EPF10K130EBI356-2X
Loadable PLD, 0.5ns, CMOS, PBGA356
EPF10K130EFC672-1N
Loadable PLD, 0.3ns, CMOS, PBGA672
EPF10K130EFC672-3N
Loadable PLD, 0.6ns, CMOS, PBGA672