EP20K400FI672-1V
Loadable PLD, 2.5ns, CMOS, PBGA672Manufacturer: Intel
Categories: Programmable Logic Devices
Quality Control: Learn More
The Intel EP20K400FI672-1V is a loadable PLD from the EP20K400 series, featuring a 2.5ns propagation delay and CMOS technology. This device is housed in a 672-ball PBGA package (JESD-30 Code: S-PBGA-B672) with a terminal pitch of 1.000mm. It offers 496 I/O lines and 6 dedicated inputs, with an organization of 6 dedicated inputs and 496 I/O. The PLD supports in-system programming and JTAG Boundary Scan Test (BST). Its operating temperature range is -40°C to 100°C, with a nominal supply voltage of 2.5V (2.375V to 2.625V). This component is suitable for applications in telecommunications, industrial control, and computing systems.
Additional Information
Series: EP20K400RoHS Status: Manufacturer Lead Time: Product Status: Active-UnconfirmedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Technology | CMOS |
| Clock_Frequency_Max | 500.00000 |
| In_System_Programmable | Yes |
| JESD_30_Code | S-PBGA-B672 |
| JTAG_BST | Yes |
| Number_of_Dedicated_Inputs | 6 |
| Number_of_I_O_Lines | 496 |
| Number_of_Inputs | 496 |
| Number_of_Outputs | 496 |
| Number_of_Terminals | 672 |
| Operating_Temperature_Max | 100.0 |
| Operating_Temperature_Min | -40.0 |
| Organization | 6 DEDICATED INPUTS, 496 I/O |
| Output_Function | REGISTERED |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | BGA |
| Package_Equivalence_Code | BGA672,26X26,40 |
| Package_Shape | Square |
| Package_Style | GRID ARRAY |
| Programmable_Logic_Type | LOADABLE PLD |
| Propagation_Delay | 2.500 |
| Supply_Voltage_Max | 2.62500 |
| Supply_Voltage_Min | 2.37500 |
| Supply_Voltage_Nom | 2.5 |
| Surface_Mount | Yes |
| Terminal_Form | Ball |
| Terminal_Pitch | 1.000 |
| Terminal_Position | Bottom |
Request a Quote
Clients Also Buy
EP20K400EFC784-1
Loadable PLD, PBGA784
EP20K400EFI672-2
Loadable PLD, 1.83ns, CMOS, PBGA672
EP20K400EFI784-3
Loadable PLD, PBGA784