EP20K100FC324-1N
Loadable PLD, 2.5ns, CMOS, PBGA324Manufacturer: Intel
Categories: Programmable Logic Devices
Quality Control: Learn More
Intel EP20K100FC324-1N is a loadable PLD featuring CMOS technology and a 2.5ns propagation delay. This component, part of the EP20K100 series, is housed in a 324-ball PBGA (S-PBGA-B324) package with a 1.000mm terminal pitch. It offers 252 I/O lines and 246 inputs, with 4 dedicated inputs and 246 output macrocells. The operating supply voltage ranges from 2.375V to 2.625V, with a nominal 2.5V. This device operates within a temperature range of 0°C to 85°C and is suitable for surface-mount applications. The EP20K100 series finds application in areas such as telecommunications, industrial control, and data processing.
Additional Information
Series: EP20K100RoHS Status: RoHS CompliantManufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Length | 19.0000 |
| Width | 19.0000 |
| Technology | CMOS |
| Clock_Frequency_Max | 100.00000 |
| JESD_30_Code | S-PBGA-B324 |
| Number_of_Dedicated_Inputs | 4 |
| Number_of_I_O_Lines | 252 |
| Number_of_Inputs | 246 |
| Number_of_Outputs | 246 |
| Number_of_Terminals | 324 |
| Operating_Temperature_Max | 85.0 |
| Operating_Temperature_Min | 0.0 |
| Organization | 4 DEDICATED INPUTS, 252 I/O |
| Output_Function | MACROCELL |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | BGA |
| Package_Shape | Square |
| Package_Style | GRID ARRAY |
| Programmable_Logic_Type | LOADABLE PLD |
| Propagation_Delay | 2.500 |
| Seated_Height_Max | 3.5000 |
| Supply_Voltage_Max | 2.62500 |
| Supply_Voltage_Min | 2.37500 |
| Supply_Voltage_Nom | 2.5 |
| Surface_Mount | Yes |
| Terminal_Form | Ball |
| Terminal_Pitch | 1.000 |
| Terminal_Position | Bottom |
Request a Quote
Clients Also Buy
EP20K100EFI784-1
Loadable PLD, PBGA784
EP20K100EFI196-1
Loadable PLD, PBGA196
EP20K100EFI400-1
Loadable PLD, PBGA400