MPS464LC-25
Mask PLD, 25ns, CMOS, PQCC44Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
The Altera MPS464LC-25 is a CMOS Mask Programmable Logic Device (PLD) from the MPS464 series, featuring a 25ns propagation delay. This device utilizes a macrocell architecture interconnected by a global bus and includes a synchronous timing generator. It offers 64 macrocells, with 32 configurable I/O lines and 36 total inputs. The MPS464LC-25 is housed in a 44-terminal PQCC package (JESD30 code S-PQCC-J44) and operates within a supply voltage range of 4.75V to 5.25V. Applications for this component can be found in consumer electronics, industrial control systems, and telecommunications infrastructure.
Additional Information
Series: MPS464RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Length | 16.5862 |
| Width | 16.5862 |
| Technology | CMOS |
| Additional_Feature | MACROCELLS INTERCONNECTED BY GLOBAL BUS; SYNCHRONOUS TIMING GENERATOR; 64 MACROCELLS |
| Clock_Frequency_Max | 50.00000 |
| JESD_30_Code | S-PQCC-J44 |
| Number_of_Dedicated_Inputs | 0 |
| Number_of_I_O_Lines | 32 |
| Number_of_Inputs | 36 |
| Number_of_Outputs | 32 |
| Number_of_Terminals | 44 |
| Operating_Temperature_Max | 70.0 |
| Operating_Temperature_Min | 0.0 |
| Organization | 0 DEDICATED INPUTS, 32 I/O |
| Output_Function | MACROCELL |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | QCCJ |
| Package_Equivalence_Code | LDCC44,.7SQ |
| Package_Shape | Square |
| Package_Style | CHIP CARRIER |
| Programmable_Logic_Type | MASK PLD |
| Propagation_Delay | 25.000 |
| Seated_Height_Max | 4.5720 |
| Supply_Voltage_Max | 5.25000 |
| Supply_Voltage_Min | 4.75000 |
| Supply_Voltage_Nom | 5 |
| Surface_Mount | Yes |
| Terminal_Form | J BEND |
| Terminal_Pitch | 1.270 |
| Terminal_Position | QUAD |
Request a Quote
Clients Also Buy
MPS464LC-20
Mask PLD, 20ns, CMOS, PQCC44
EPF10K50SQI240-1X
Loadable PLD, 8ns, CMOS, PQFP240
EPM7128AEFI256-7
EE PLD, 7.5ns, 128-Cell, CMOS, PBGA256