EPM9560GM280-25
EE PLD, 25ns, CMOS, CPGA280Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
Altera EPM9560GM280-25 is a high-performance EE PLD from the EPM9560 series, featuring 560 macrocells and 772 flip-flops. This CMOS device operates with a minimum propagation delay of 25 ns and supports configurable I/O operation at 3.3V or 5V. The component boasts a maximum clock frequency of 66.7 MHz and offers 216 I/O lines within its 280-pin ceramic, metal-sealed cofired grid array package (PGA280). Its wide operating temperature range of -55°C to 125°C makes it suitable for demanding applications. This device is commonly found in industrial control systems, telecommunications infrastructure, and advanced computing platforms.
Additional Information
Series: EPM9560RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Width | 49.7800 |
| Technology | CMOS |
| Length | 49.7800 |
| Additional_Feature | 560 MACROCELLS; 772 FLIP FLOPS; CONFIGURABLE I/O OPERATION - 3.3V OR 5V |
| Clock_Frequency_Max | 66.70000 |
| JESD_30_Code | S-CPGA-P280 |
| Number_of_Dedicated_Inputs | 0 |
| Number_of_I_O_Lines | 216 |
| Number_of_Terminals | 280 |
| Operating_Temperature_Max | 125.0 |
| Operating_Temperature_Min | -55.0 |
| Organization | 0 DEDICATED INPUTS, 216 I/O |
| Output_Function | MACROCELL |
| Package_Body_Material | CERAMIC, METAL-SEALED COFIRED |
| Package_Code | PGA |
| Package_Equivalence_Code | PGA280,19X19 |
| Package_Shape | Square |
| Package_Style | GRID ARRAY |
| Programmable_Logic_Type | EE PLD |
| Propagation_Delay | 25.000 |
| Seated_Height_Max | 5.0810 |
| Supply_Voltage_Max | 5.50000 |
| Supply_Voltage_Min | 4.50000 |
| Supply_Voltage_Nom | 5 |
| Surface_Mount | No |
| Terminal_Form | PIN/PEG |
| Terminal_Pitch | 2.540 |
| Terminal_Position | Perpendicular |
Request a Quote
Clients Also Buy
EPM9560RI240-15C
EE PLD, 16.6ns, CMOS, PQFP240
EPM9560RI208-15C
EE PLD, 16.6ns, CMOS, PQFP208
EPM9560RI240-15
EE PLD, 16.6ns, 560-Cell, CMOS, PQFP240