EPM7512AQC208-10
EE PLD, 10ns, CMOS, PQFP208Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
The Altera EPM7512AQC208-10 is a high-performance EE PLD from the EPM7512 series. This CMOS device features 512 macrocells and 32 LABs, offering significant logic density for complex designs. It supports configurable I/O operation at 2.5V or 3.3V, with a nominal supply voltage of 3.3V and a maximum of 3.6V. The component boasts a maximum clock frequency of 125 MHz and a propagation delay of 10 ns. It provides 176 I/O lines and is housed in a 208-terminal, square PQFP package (S-PQFP-G208) with a 0.500 mm terminal pitch. This device is suitable for applications in industrial automation, telecommunications, and consumer electronics. The operating temperature range is 0°C to 70°C.
Additional Information
Series: EPM7512RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Length | 28.0000 |
| Width | 28.0000 |
| Technology | CMOS |
| Additional_Feature | 512 MACROCELLS; 32 LABS; CONFIGURABLE I/O OPERATION WITH 2.5V OR 3.3V |
| Clock_Frequency_Max | 125.00000 |
| JESD_30_Code | S-PQFP-G208 |
| Number_of_Dedicated_Inputs | 0 |
| Number_of_I_O_Lines | 176 |
| Number_of_Terminals | 208 |
| Operating_Temperature_Max | 70.0 |
| Operating_Temperature_Min | 0.0 |
| Organization | 0 DEDICATED INPUTS, 176 I/O |
| Output_Function | MACROCELL |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | FQFP |
| Package_Shape | Square |
| Package_Style | FLATPACK, FINE PITCH |
| Programmable_Logic_Type | EE PLD |
| Propagation_Delay | 10.000 |
| Seated_Height_Max | 4.1000 |
| Supply_Voltage_Max | 3.60000 |
| Supply_Voltage_Min | 3.00000 |
| Supply_Voltage_Nom | 3.3 |
| Surface_Mount | Yes |
| Terminal_Form | Gull Wing |
| Terminal_Pitch | 0.500 |
| Terminal_Position | QUAD |
Request a Quote
Clients Also Buy
EPM7512BTC100-5
EE PLD, 5.5ns, CMOS, PQFP100
EPM7512BBC256-6
EE PLD, 6ns, 512-Cell, CMOS, PBGA256
EPM7512BTC100-10
EE PLD, 10ns, CMOS, PQFP100