EPM7256AETC100-6
EE PLD, 6ns, CMOS, PQFP100Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
The Altera EPM7256AETC100-6 is an EE PLD from the EPM7256 series, featuring a 6ns propagation delay and CMOS technology. This device offers a flexible architecture with 84 I/O lines and 0 dedicated inputs, organized for 84 macrocells. It operates within a 3.0V to 3.6V supply voltage range, with a nominal voltage of 3.3V. The component is housed in a 100-terminal, square, fine-pitch, low-profile flatpack (LFQFP) package, suitable for surface mounting. Its operating temperature range is 0°C to 70°C. This device is commonly utilized in industrial automation, telecommunications infrastructure, and consumer electronics applications.
Additional Information
Series: EPM7256RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Length | 14.0000 |
| Width | 14.0000 |
| Technology | CMOS |
| Clock_Frequency_Max | 166.70000 |
| JESD_30_Code | S-PQFP-G100 |
| Number_of_Dedicated_Inputs | 0 |
| Number_of_I_O_Lines | 84 |
| Number_of_Inputs | 84 |
| Number_of_Outputs | 84 |
| Number_of_Terminals | 100 |
| Operating_Temperature_Max | 70.0 |
| Operating_Temperature_Min | 0.0 |
| Organization | 0 DEDICATED INPUTS, 84 I/O |
| Output_Function | MACROCELL |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | LFQFP |
| Package_Shape | Square |
| Package_Style | FLATPACK, LOW PROFILE, FINE PITCH |
| Programmable_Logic_Type | EE PLD |
| Propagation_Delay | 6.000 |
| Seated_Height_Max | 1.2700 |
| Supply_Voltage_Max | 3.60000 |
| Supply_Voltage_Min | 3.00000 |
| Supply_Voltage_Nom | 3.3 |
| Surface_Mount | Yes |
| Terminal_Form | Gull Wing |
| Terminal_Pitch | 0.500 |
| Terminal_Position | QUAD |
Request a Quote
Clients Also Buy
EPM7256SQI208-7N
EE PLD, 7.5ns, 256-Cell, CMOS, PQFP208
EPM7256SRI208-15N
EE PLD, 15ns, 256-Cell, CMOS, PQFP208
EPM7256SQI208-15N
EE PLD, 15ns, 256-Cell, CMOS, PQFP208