EPM7256AEFC256-12
EE PLD, 12ns, CMOS, PBGA256Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
The Altera EPM7256AEFC256-12 is an EE PLD from the EPM7256 series, featuring a 12ns propagation delay and CMOS technology. This device, housed in a 256-ball PBGA package (S-PBGA-B256), offers 164 I/O lines and a maximum clock frequency of 100 MHz. It operates within a supply voltage range of 3.0V to 3.6V, with a nominal value of 3.3V, and an operating temperature range of 0°C to 70°C. The component is designed for surface mounting with a terminal pitch of 1.000mm. Applications for this device span telecommunications, industrial control, and consumer electronics.
Additional Information
Series: EPM7256RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Length | 17.0000 |
| Width | 17.0000 |
| Technology | CMOS |
| Clock_Frequency_Max | 100.00000 |
| JESD_30_Code | S-PBGA-B256 |
| Number_of_Dedicated_Inputs | 0 |
| Number_of_I_O_Lines | 164 |
| Number_of_Inputs | 164 |
| Number_of_Outputs | 164 |
| Number_of_Terminals | 256 |
| Operating_Temperature_Max | 70.0 |
| Operating_Temperature_Min | 0.0 |
| Organization | 0 DEDICATED INPUTS, 164 I/O |
| Output_Function | MACROCELL |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | TBGA |
| Package_Shape | Square |
| Package_Style | GRID ARRAY, THIN PROFILE |
| Programmable_Logic_Type | EE PLD |
| Propagation_Delay | 12.000 |
| Seated_Height_Max | 1.1000 |
| Supply_Voltage_Max | 3.60000 |
| Supply_Voltage_Min | 3.00000 |
| Supply_Voltage_Nom | 3.3 |
| Surface_Mount | Yes |
| Terminal_Form | Ball |
| Terminal_Pitch | 1.000 |
| Terminal_Position | Bottom |
Request a Quote
Clients Also Buy
EPM7256SQI208-7N
EE PLD, 7.5ns, 256-Cell, CMOS, PQFP208
EPM7256SRI208-15N
EE PLD, 15ns, 256-Cell, CMOS, PQFP208
EPM7256SQI208-15N
EE PLD, 15ns, 256-Cell, CMOS, PQFP208