Home

Products

Embedded

CPLDs (Complex Programmable Logic Devices)

Programmable Logic Devices

EPM7064SLC68-10

Banner
productimage

EPM7064SLC68-10

EE PLD, 10ns, 64-Cell, CMOS, PQCC68

Manufacturer: Altera

Categories: Programmable Logic Devices

Quality Control: Learn More

Altera EPM7064 series EE PLD, part number EPM7064SLC68-10, offers a 64-macrocell count within a 10ns propagation delay. This CMOS device operates from a 4.75V to 5.25V supply range, with configurable I/O supporting 3.3V or 5V operation. Featuring 48 I/O lines and a total of 68 terminals, it is housed in a J-lead square chip carrier package (PQCC68). The EPM7064SLC68-10 is in-system programmable and finds application in telecommunications, industrial control, and consumer electronics. Its maximum clock frequency is 100 MHz.

Additional Information

Series: EPM7064RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:
Technical Details:
Width24.2300
TechnologyCMOS
Length24.2300
Additional_FeatureCONFIGURABLE I/O OPERATION WITH 3.3V OR 5V
Clock_Frequency_Max100.00000
In_System_ProgrammableYes
JESD_30_CodeS-PQCC-J68
JTAG_BSTNo
Number_of_Dedicated_Inputs0
Number_of_I_O_Lines48
Number_of_Macro_Cells64
Number_of_Terminals68
Operating_Temperature_Max70.0
Operating_Temperature_Min0.0
Organization0 DEDICATED INPUTS, 48 I/O
Output_FunctionMACROCELL
Package_Body_MaterialPLASTIC/EPOXY
Package_CodeQCCJ
Package_Equivalence_CodeLDCC68,1.0SQ
Package_ShapeSquare
Package_StyleCHIP CARRIER
Programmable_Logic_TypeEE PLD
Propagation_Delay10.000
Seated_Height_Max5.0800
Supply_Voltage_Max5.25000
Supply_Voltage_Min4.75000
Supply_Voltage_Nom5
Surface_MountYes
Terminal_FormJ BEND
Terminal_Pitch1.270
Terminal_PositionQUAD

Request a Quote

Name (required)

Phone (required)

Work Email (required)

Country (required)

Company Name (required)

CAPTCHA

Clients Also Buy
product image
EPM7064SLI84-10N

EE PLD, 10ns, 64-Cell, CMOS, PQCC84

product image
EPM7064STI100-5N

EE PLD, 5ns, 64-Cell, CMOS, PQFP100

product image
EPM7064LI68-7

EE PLD, 7.5ns, 64-Cell, CMOS, PQCC68