EPM7032JC44-12
EE PLD, 12ns, 32-Cell, CMOS, PQCC44Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
The Altera EPM7032JC44-12 is an electrically erasable Programmable Logic Device (PLD) from the EPM7032 series. This CMOS device features 32 macrocells and offers 36 input/output lines, with 36 dedicated inputs. It operates with a maximum clock frequency of 125 MHz and a propagation delay of 12 ns. The EPM7032JC44-12 is housed in a 44-pin PQCC package (JESD-30 Code: S-PQCC-J44) with a terminal pitch of 1.270 mm, designed for surface mounting. It requires a supply voltage range of 4.75 V to 5.25 V and operates within a temperature range of 0°C to 70°C. This component is utilized in various industrial applications, including telecommunications and consumer electronics.
Additional Information
Series: EPM7032RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Width | 16.5862 |
| Technology | CMOS |
| Length | 16.5862 |
| Additional_Feature | No |
| Clock_Frequency_Max | 125.00000 |
| In_System_Programmable | No |
| JESD_30_Code | S-PQCC-J44 |
| JTAG_BST | No |
| Number_of_Dedicated_Inputs | 0 |
| Number_of_I_O_Lines | 36 |
| Number_of_Inputs | 36 |
| Number_of_Macro_Cells | 32 |
| Number_of_Outputs | 36 |
| Number_of_Terminals | 44 |
| Operating_Temperature_Max | 70.0 |
| Operating_Temperature_Min | 0.0 |
| Organization | 0 DEDICATED INPUTS, 36 I/O |
| Output_Function | MACROCELL |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | QCCJ |
| Package_Equivalence_Code | LDCC44,.7SQ |
| Package_Shape | Square |
| Package_Style | CHIP CARRIER |
| Programmable_Logic_Type | EE PLD |
| Propagation_Delay | 12.000 |
| Seated_Height_Max | 4.5720 |
| Supply_Voltage_Max | 5.25000 |
| Supply_Voltage_Min | 4.75000 |
| Supply_Voltage_Nom | 5 |
| Surface_Mount | Yes |
| Terminal_Form | J BEND |
| Terminal_Pitch | 1.270 |
| Terminal_Position | QUAD |