Home

Products

Embedded

CPLDs (Complex Programmable Logic Devices)

Programmable Logic Devices

EPM5130QI100-1

Banner
productimage

EPM5130QI100-1

OT PLD, 40ns, CMOS, PQFP100

Manufacturer: Altera

Categories: Programmable Logic Devices

Quality Control: Learn More

The Altera EPM5130QI100-1 is a MAX II CPLD, part of the EPM5130 series. This device features 128 macrocells and 8 logic array blocks (LABs), organized with 20 dedicated inputs and 48 I/O lines. It operates with a supply voltage range of 4.5V to 5.5V and offers a maximum clock frequency of 62.5 MHz. The propagation delay is rated at 40ns. This component is housed in a 100-terminal, rectangular, plastic QFP package with gull-wing terminals, suitable for surface mounting. The operating temperature range is from -40°C to +85°C. Applications for this CPLD are found in industrial automation, consumer electronics, and communication systems.

Additional Information

Series: EPM5130RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:
Technical Details:
Width14.0000
TechnologyCMOS
Length20.0000
Additional_Feature128 MACROCELLS; 8 LABS
Clock_Frequency_Max62.50000
JESD_30_CodeR-PQFP-G100
Number_of_Dedicated_Inputs20
Number_of_I_O_Lines48
Number_of_Terminals100
Operating_Temperature_Max85.0
Operating_Temperature_Min-40.0
Organization20 DEDICATED INPUTS, 48 I/O
Output_FunctionMACROCELL
Package_Body_MaterialPLASTIC/EPOXY
Package_CodeQFP
Package_Equivalence_CodeQFP100,.7X.9
Package_ShapeRectangular
Package_StyleFlatPack
Programmable_Logic_TypeOT PLD
Propagation_Delay40.000
Seated_Height_Max3.6500
Supply_Voltage_Max5.50000
Supply_Voltage_Min4.50000
Supply_Voltage_Nom5
Surface_MountYes
Terminal_FormGull Wing
Terminal_Pitch0.650
Terminal_PositionQUAD

Request a Quote

Name (required)

Phone (required)

Work Email (required)

Country (required)

Company Name (required)

CAPTCHA

Clients Also Buy
product image
EPM5130QM-2

OT PLD, 45ns, CMOS, PQFP100

product image
EPM5130AQC-20

OT PLD, 33ns, CMOS, PQFP100

product image
EPM5130G5962

UV PLD, 55ns, CMOS, CPGA100