EPM5130LI84-1
OT PLD, 40ns, CMOS, PQCC84Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
The Altera EPM5130LI84-1 is an EPM5130 series OT PLD device featuring 128 Macrocells and 8 Logic Array Blocks (LABs). This CMOS component operates with a supply voltage range of 4.5V to 5.5V, with a nominal voltage of 5V. It offers 19 dedicated inputs and 36 I/O lines, providing significant flexibility for custom logic implementation. The device boasts a maximum clock frequency of 62.5 MHz and a propagation delay of 40 ns. Packaged in an 84-terminal, square plastic/epoxy chip carrier (PQCC84, JESD-30 Code S-PQCC-J84) with J-bend terminals on a 1.27 mm pitch, it is designed for surface mounting. The operating temperature range is -40°C to +85°C. This component finds application in various industrial and telecommunications systems requiring customized logic solutions.
Additional Information
Series: EPM5130RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Width | 29.3116 |
| Technology | CMOS |
| Length | 29.3116 |
| Additional_Feature | 128 MACROCELLS; 8 LABS |
| Clock_Frequency_Max | 62.50000 |
| JESD_30_Code | S-PQCC-J84 |
| Number_of_Dedicated_Inputs | 19 |
| Number_of_I_O_Lines | 36 |
| Number_of_Terminals | 84 |
| Operating_Temperature_Max | 85.0 |
| Operating_Temperature_Min | -40.0 |
| Organization | 19 DEDICATED INPUTS, 36 I/O |
| Output_Function | MACROCELL |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | QCCJ |
| Package_Shape | Square |
| Package_Style | CHIP CARRIER |
| Programmable_Logic_Type | OT PLD |
| Propagation_Delay | 40.000 |
| Seated_Height_Max | 5.0800 |
| Supply_Voltage_Max | 5.50000 |
| Supply_Voltage_Min | 4.50000 |
| Supply_Voltage_Nom | 5 |
| Surface_Mount | Yes |
| Terminal_Form | J BEND |
| Terminal_Pitch | 1.270 |
| Terminal_Position | QUAD |
Request a Quote
Clients Also Buy
EPM5130QM-2
OT PLD, 45ns, CMOS, PQFP100
EPM5130AQC-20
OT PLD, 33ns, CMOS, PQFP100
EPM5130G5962
UV PLD, 55ns, CMOS, CPGA100