EPM5130GM
UV PLD, 55ns, 128-Cell, CMOS, CPGA100Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
The Altera EPM5130GM is a UV Programmable Logic Device (PLD) from the EPM5130 series. This component features 128 macrocells organized with 8 LABs interconnected by a Programmable Interconnect Array (PIA). It supports one external clock input and offers 19 dedicated inputs, 68 total inputs, and 48 output lines. The propagation delay is rated at 55ns, with a maximum clock frequency of 33.3 MHz. Operating within a temperature range of -55°C to 125°C, this device utilizes CMOS technology and requires a supply voltage between 4.5V and 5.5V. The EPM5130GM is housed in a 100-terminal ceramic, metal-sealed cofired grid array package (CPGA100) with a square shape and perpendicular pin configuration. This component is suitable for applications in industrial and military sectors requiring robust and high-temperature performance. Screening levels conform to 38535Q/M, 38534H, and 883B standards.
Additional Information
Series: EPM5130RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Length | 33.5280 |
| Width | 33.5280 |
| Technology | CMOS |
| Additional_Feature | LABS INTERCONNECTED BY PIA; 8 LABS; 128 MACROCELLS; 1 EXTERNAL CLOCK; SHARED INPUT/CLOCK |
| Clock_Frequency_Max | 33.30000 |
| In_System_Programmable | No |
| JESD_30_Code | S-CPGA-P100 |
| JTAG_BST | No |
| Number_of_Dedicated_Inputs | 19 |
| Number_of_I_O_Lines | 48 |
| Number_of_Inputs | 68 |
| Number_of_Macro_Cells | 128 |
| Number_of_Outputs | 48 |
| Number_of_Terminals | 100 |
| Operating_Temperature_Max | 125.0 |
| Operating_Temperature_Min | -55.0 |
| Organization | 19 DEDICATED INPUTS, 48 I/O |
| Output_Function | MACROCELL |
| Package_Body_Material | CERAMIC, METAL-SEALED COFIRED |
| Package_Code | WPGA |
| Package_Equivalence_Code | PGA100M,13X13 |
| Package_Shape | Square |
| Package_Style | GRID ARRAY, WINDOW |
| Programmable_Logic_Type | UV PLD |
| Propagation_Delay | 55.000 |
| Screening_Level_Reference_Standard | 38535Q/M;38534H;883B |
| Seated_Height_Max | 3.8100 |
| Supply_Voltage_Max | 5.50000 |
| Supply_Voltage_Min | 4.50000 |
| Supply_Voltage_Nom | 5 |
| Surface_Mount | No |
| Terminal_Form | PIN/PEG |
| Terminal_Pitch | 2.540 |
| Terminal_Position | Perpendicular |
Request a Quote
Clients Also Buy
EPM5130QM-2
OT PLD, 45ns, CMOS, PQFP100
EPM5130AQC-20
OT PLD, 33ns, CMOS, PQFP100
EPM5130G5962
UV PLD, 55ns, CMOS, CPGA100