EPM5128ALI68-15
OT PLD, 25ns, CMOS, PQCC68Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
The Altera EPM5128ALI68-15 is an OT PLD, CMOS technology, featuring a 25ns propagation delay and operating within a voltage range of 4.5V to 5.5V. This device offers 8 interconnecting LABs with 1 external clock input, providing 52 I/O lines and 7 dedicated inputs. Its organization includes output functions via macrocells. The component is housed in a 68-terminal, square, plastic/epoxy PQCC68 package (JESD-30 Code S-PQCC-J68) suitable for surface mounting. This component is utilized in industrial, telecommunications, and computing applications demanding flexible logic implementation. The operating temperature range is -40°C to +85°C.
Additional Information
Series: EPM5128RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Length | 24.2316 |
| Width | 24.2316 |
| Technology | CMOS |
| Additional_Feature | LABS INTERCONNECTED BY PIA; 8 LABS; 1 EXTERNAL CLOCK |
| Clock_Frequency_Max | 83.30000 |
| JESD_30_Code | S-PQCC-J68 |
| Number_of_Dedicated_Inputs | 7 |
| Number_of_I_O_Lines | 52 |
| Number_of_Terminals | 68 |
| Operating_Temperature_Max | 85.0 |
| Operating_Temperature_Min | -40.0 |
| Organization | 7 DEDICATED INPUTS, 52 I/O |
| Output_Function | MACROCELL |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | QCCJ |
| Package_Equivalence_Code | LDCC68,1.0SQ |
| Package_Shape | Square |
| Package_Style | CHIP CARRIER |
| Programmable_Logic_Type | OT PLD |
| Propagation_Delay | 25.000 |
| Seated_Height_Max | 5.0800 |
| Supply_Voltage_Max | 5.50000 |
| Supply_Voltage_Min | 4.50000 |
| Supply_Voltage_Nom | 5 |
| Surface_Mount | Yes |
| Terminal_Form | J BEND |
| Terminal_Pitch | 1.270 |
| Terminal_Position | QUAD |
Request a Quote
Clients Also Buy
EPM5128ALM68-15
OT PLD, 25ns, CMOS, PQCC68
EPM5128AJM68-15
UV PLD, 25ns, CMOS, CQCC68
EPM5128AG5962-20
UV PLD, 33ns, CMOS, CPGA68