Home

Products

Embedded

CPLDs (Complex Programmable Logic Devices)

Programmable Logic Devices

EPF8452LI84-2

Banner
productimage

EPF8452LI84-2

Loadable PLD, 0.4ns, CMOS, PQCC84

Manufacturer: Altera

Categories: Programmable Logic Devices

Quality Control: Learn More

Altera EPF8452LI84-2 is a loadable PLD from the EPF8452 series, featuring 452 flip flops and 336 logic elements. This CMOS device offers a propagation delay of 0.4ns and operates with a supply voltage range of 4.5V to 5.5V. The component is housed in an 84-terminal PQCC package with a square chip carrier style. It includes 4 dedicated inputs and 64 I/O lines, providing a total of 68 inputs. Applications for this device span industrial automation, telecommunications, and consumer electronics where flexible logic implementation is required. The operating temperature range is from -40°C to 85°C.

Additional Information

Series: EPF8452RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:
Technical Details:
Length29.3116
Width29.3116
TechnologyCMOS
Additional_FeatureLABS WITH FASTTRACK INTERCONNECT; 452 FLIP FLOPS; 336 LOGIC ELEMENTS
JESD_30_CodeS-PQCC-J84
Number_of_Dedicated_Inputs4
Number_of_I_O_Lines64
Number_of_Inputs68
Number_of_Outputs64
Number_of_Terminals84
Operating_Temperature_Max85.0
Operating_Temperature_Min-40.0
Organization4 DEDICATED INPUTS, 64 I/O
Output_FunctionREGISTERED
Package_Body_MaterialPLASTIC/EPOXY
Package_CodeQCCJ
Package_ShapeSquare
Package_StyleCHIP CARRIER
Programmable_Logic_TypeLOADABLE PLD
Propagation_Delay0.400
Seated_Height_Max5.0800
Supply_Voltage_Max5.50000
Supply_Voltage_Min4.50000
Supply_Voltage_Nom5
Surface_MountYes
Terminal_FormJ BEND
Terminal_Pitch1.270
Terminal_PositionQUAD

Request a Quote

Name (required)

Phone (required)

Work Email (required)

Country (required)

Company Name (required)

CAPTCHA

Clients Also Buy
product image
EPF8452QC-3

Loadable PLD, 1.8ns, CMOS, PQFP160

product image
EPF8452QC-2

Loadable PLD, 1.7ns, CMOS, PQFP160

product image
EPF8452GC-2

Loadable PLD, 1.7ns, CMOS, CPGA160