EPF8452GM160-2
Loadable PLD, 0.4ns, CMOS, CPGA160Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
Altera EPF8452GM160-2 is a loadable PLD from the EPF8452 series, featuring CMOS technology and a 0.4ns propagation delay. This device is packaged in a 160-terminal Ceramic Pin Grid Array (CPGA) with a square body and a grid array style. It offers 452 flip-flops and 336 logic elements, supported by LABS with FastTrack interconnect. The organization includes 4 dedicated inputs and 116 I/O lines, with a total of 120 inputs and 116 outputs. Operating within a temperature range of -55°C to 125°C, it requires a supply voltage of 4.5V to 5.5V, with a nominal value of 5V. This component is utilized in industrial and telecommunications applications.
Additional Information
Series: EPF8452RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Length | 39.6240 |
| Width | 39.6240 |
| Technology | CMOS |
| Additional_Feature | LABS WITH FASTTRACK INTERCONNECT; 452 FLIP FLOPS; 336 LOGIC ELEMENTS |
| JESD_30_Code | S-CPGA-P160 |
| Number_of_Dedicated_Inputs | 4 |
| Number_of_I_O_Lines | 116 |
| Number_of_Inputs | 120 |
| Number_of_Outputs | 116 |
| Number_of_Terminals | 160 |
| Operating_Temperature_Max | 125.0 |
| Operating_Temperature_Min | -55.0 |
| Organization | 4 DEDICATED INPUTS, 116 I/O |
| Output_Function | REGISTERED |
| Package_Body_Material | CERAMIC, METAL-SEALED COFIRED |
| Package_Code | PGA |
| Package_Shape | Square |
| Package_Style | GRID ARRAY |
| Programmable_Logic_Type | LOADABLE PLD |
| Propagation_Delay | 0.400 |
| Seated_Height_Max | 5.3400 |
| Supply_Voltage_Max | 5.50000 |
| Supply_Voltage_Min | 4.50000 |
| Supply_Voltage_Nom | 5 |
| Surface_Mount | No |
| Terminal_Form | PIN/PEG |
| Terminal_Pitch | 2.540 |
| Terminal_Position | Perpendicular |
Request a Quote
Clients Also Buy
EPF8452QC-3
Loadable PLD, 1.8ns, CMOS, PQFP160
EPF8452QC-2
Loadable PLD, 1.7ns, CMOS, PQFP160
EPF8452GC-2
Loadable PLD, 1.7ns, CMOS, CPGA160