EPF8282TI100-2
Loadable PLD, 0.4ns, CMOS, PQFP100Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
Altera EPF8282 Programmable Logic Device (PLD), part number EPF8282TI100-2, is a loadable PLD featuring 282 flip-flops and 208 logic elements. This CMOS device operates within a temperature range of -40°C to +85°C and supports a supply voltage from 4.5V to 5.5V. It offers 74 I/O lines and 4 dedicated inputs, with a registered output function. The EPF8282TI100-2 includes built-in JTAG boundary-scan test circuitry. Packaged in a 100-terminal, square, low-profile fine-pitch flatpack (LFQFP) with a terminal pitch of 0.500mm, it has a propagation delay of 0.4ns. This component is suitable for applications in industrial and communications sectors.
Additional Information
Series: EPF8282RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Length | 14.0000 |
| Width | 14.0000 |
| Technology | CMOS |
| Additional_Feature | 282 FLIP FLOPS; 208 LOGIC ELEMENTS; BUILT-IN JTAG BOUNDARY-SCAN TEST CIRCUITRY |
| JESD_30_Code | S-PQFP-G100 |
| Number_of_Dedicated_Inputs | 4 |
| Number_of_I_O_Lines | 74 |
| Number_of_Inputs | 78 |
| Number_of_Outputs | 74 |
| Number_of_Terminals | 100 |
| Operating_Temperature_Max | 85.0 |
| Operating_Temperature_Min | -40.0 |
| Organization | 4 DEDICATED INPUTS, 74 I/O |
| Output_Function | REGISTERED |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | LFQFP |
| Package_Shape | Square |
| Package_Style | FLATPACK, LOW PROFILE, FINE PITCH |
| Programmable_Logic_Type | LOADABLE PLD |
| Propagation_Delay | 0.400 |
| Seated_Height_Max | 1.2700 |
| Supply_Voltage_Max | 5.50000 |
| Supply_Voltage_Min | 4.50000 |
| Supply_Voltage_Nom | 5 |
| Surface_Mount | Yes |
| Terminal_Form | Gull Wing |
| Terminal_Pitch | 0.500 |
| Terminal_Position | QUAD |
Request a Quote
Clients Also Buy
EPF8282LC84-2
Loadable PLD, CMOS, PQCC84
EPF8282TC100-3
Loadable PLD, CMOS, PQFP100
EPF8282AVLC84-4
Loadable PLD, 0.1ns, CMOS, PQCC84