EPF8282ATI100-A-2
Loadable PLD, 1.7ns, CMOS, PQFP100Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
The Altera EPF8282ATI100-A-2 is a CMOS, loadable Programmable Logic Device (PLD) from the EPF8282 series, housed in a 100-terminal S-PQFP-G100 package. This device features a propagation delay of 1.7ns and operates with a nominal supply voltage of 3.3V, with a maximum rated supply of 3.6V and a minimum of 3.0V. It offers 4 dedicated inputs and 78 I/O lines, supporting registered output functions. The PLD is designed for surface mounting with a 0.500mm terminal pitch and a gull wing terminal form. This component is suitable for applications requiring flexible logic implementation in industries such as industrial automation and telecommunications. The operating temperature range is from -40°C to +85°C. It can also operate at a 5V supply.
Additional Information
Series: EPF8282RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Length | 14.0000 |
| Width | 14.0000 |
| Technology | CMOS |
| Additional_Feature | CAN ALSO OPERATE AT 5V SUPPLY |
| JESD_30_Code | S-PQFP-G100 |
| Number_of_Dedicated_Inputs | 4 |
| Number_of_I_O_Lines | 78 |
| Number_of_Terminals | 100 |
| Operating_Temperature_Max | 85.0 |
| Operating_Temperature_Min | -40.0 |
| Organization | 4 DEDICATED INPUTS, 78 I/O |
| Output_Function | REGISTERED |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | LFQFP |
| Package_Shape | Square |
| Package_Style | FLATPACK, LOW PROFILE, FINE PITCH |
| Programmable_Logic_Type | LOADABLE PLD |
| Propagation_Delay | 1.700 |
| Seated_Height_Max | 1.2700 |
| Supply_Voltage_Max | 3.60000 |
| Supply_Voltage_Min | 3.00000 |
| Supply_Voltage_Nom | 3.3 |
| Surface_Mount | Yes |
| Terminal_Form | Gull Wing |
| Terminal_Pitch | 0.500 |
| Terminal_Position | QUAD |
Request a Quote
Clients Also Buy
EPF8282LC84-2
Loadable PLD, CMOS, PQCC84
EPF8282TC100-3
Loadable PLD, CMOS, PQFP100
EPF8282AVLC84-4
Loadable PLD, 0.1ns, CMOS, PQCC84