EPF10K50VFI484-3
Loadable PLD, 17.2ns, CMOS, PBGA484Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
The Altera EPF10K50VFI484-3 is a loadable PLD from the EPF10K50 series, featuring a CMOS technology and a PBGA484 package. This device offers 4 dedicated inputs and 291 I/O lines, with registered output functionality. It operates within a supply voltage range of 3.0V to 3.6V, with a nominal voltage of 3.3V, and supports an operating temperature range from -40°C to 85°C. The propagation delay is specified at 17.2 ns. This component is suitable for applications in telecommunications, computing, and industrial control systems. The device is surface-mounted with a square grid array package style measuring 23.00 x 23.00 mm, featuring a terminal pitch of 1.000 mm and a seated height maximum of 2.100 mm.
Additional Information
Series: EPF10K50RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Width | 23.0000 |
| Technology | CMOS |
| Length | 23.0000 |
| JESD_30_Code | S-PBGA-B484 |
| Number_of_Dedicated_Inputs | 4 |
| Number_of_I_O_Lines | 291 |
| Number_of_Terminals | 484 |
| Operating_Temperature_Max | 85.0 |
| Operating_Temperature_Min | -40.0 |
| Organization | 4 DEDICATED INPUTS, 291 I/O |
| Output_Function | REGISTERED |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | BGA |
| Package_Shape | Square |
| Package_Style | GRID ARRAY |
| Programmable_Logic_Type | LOADABLE PLD |
| Propagation_Delay | 17.200 |
| Seated_Height_Max | 2.1000 |
| Supply_Voltage_Max | 3.60000 |
| Supply_Voltage_Min | 3.00000 |
| Supply_Voltage_Nom | 3.3 |
| Surface_Mount | Yes |
| Terminal_Form | Ball |
| Terminal_Pitch | 1.000 |
| Terminal_Position | Bottom |
Request a Quote
Clients Also Buy
EPF10K50GM403-5
Loadable PLD, 27ns, CMOS, CPGA403
EPF10K50SBC356-3X
Loadable PLD, 0.5ns, CMOS, PBGA356
EPF10K50SFC672-1X
Loadable PLD, 8ns, CMOS, PBGA672
