EPF10K50SFC672-3
Loadable PLD, 12.5ns, CMOS, PBGA672Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
Altera's EPF10K50SFC672-3 is a loadable PLD from the EPF10K50 series, featuring CMOS technology and a 12.5 ns propagation delay. This device offers 254 I/O lines and 4 dedicated inputs within a 672-terminal PBGA package. With a supply voltage range of 2.3V to 2.7V and a nominal voltage of 2.5V, it operates within a temperature range of 0°C to 70°C. The S-PBGA-B672 package is a square grid array with a 1.000 mm terminal pitch. This component is suitable for applications in telecommunications, industrial control, and consumer electronics.
Additional Information
Series: EPF10K50RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Length | 27.0000 |
| Width | 27.0000 |
| Technology | CMOS |
| Clock_Frequency_Max | 666.67000 |
| JESD_30_Code | S-PBGA-B672 |
| Number_of_Dedicated_Inputs | 4 |
| Number_of_I_O_Lines | 254 |
| Number_of_Inputs | 258 |
| Number_of_Outputs | 254 |
| Number_of_Terminals | 672 |
| Operating_Temperature_Max | 70.0 |
| Operating_Temperature_Min | 0.0 |
| Organization | 4 DEDICATED INPUTS, 254 I/O |
| Output_Function | MIXED |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | BGA |
| Package_Equivalence_Code | BGA672,26X26,40 |
| Package_Shape | Square |
| Package_Style | GRID ARRAY |
| Programmable_Logic_Type | LOADABLE PLD |
| Propagation_Delay | 12.500 |
| Seated_Height_Max | 2.1000 |
| Supply_Voltage_Max | 2.70000 |
| Supply_Voltage_Min | 2.30000 |
| Supply_Voltage_Nom | 2.5 |
| Surface_Mount | Yes |
| Terminal_Form | Ball |
| Terminal_Pitch | 1.000 |
| Terminal_Position | Bottom |
Request a Quote
Clients Also Buy
EPF10K50GM403-5
Loadable PLD, 27ns, CMOS, CPGA403
EPF10K50SBC356-3X
Loadable PLD, 0.5ns, CMOS, PBGA356
EPF10K50SFC672-1X
Loadable PLD, 8ns, CMOS, PBGA672
