EPF10K50EPI208-3
Loadable PLD, 13.5ns, CMOS, PQFP208Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
Altera EPF10K50EPI208-3 is a loadable PLD from the EPF10K50 series, featuring CMOS technology and a PQFP208 package. This device offers a maximum clock frequency of 588 MHz and a propagation delay of 13.5 ns. It is organized with 4 dedicated inputs and 147 I/O lines, providing a total of 151 inputs and 147 outputs. The operating temperature range is -40°C to 85°C, with a nominal supply voltage of 2.5V, ranging from 2.3V to 2.7V. The PLD utilizes a fine-pitch gull-wing terminal form with a 0.500mm pitch, housed in a 208-terminal square flatpack. Applications for this component can be found in telecommunications, industrial control, and consumer electronics.
Additional Information
Series: EPF10K50RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Length | 28.0000 |
| Width | 28.0000 |
| Technology | CMOS |
| Clock_Frequency_Max | 588.00000 |
| JESD_30_Code | S-PQFP-G208 |
| Number_of_Dedicated_Inputs | 4 |
| Number_of_I_O_Lines | 147 |
| Number_of_Inputs | 151 |
| Number_of_Outputs | 147 |
| Number_of_Terminals | 208 |
| Operating_Temperature_Max | 85.0 |
| Operating_Temperature_Min | -40.0 |
| Organization | 4 DEDICATED INPUTS, 147 I/O |
| Output_Function | MIXED |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | FQFP |
| Package_Shape | Square |
| Package_Style | FLATPACK, FINE PITCH |
| Programmable_Logic_Type | LOADABLE PLD |
| Propagation_Delay | 13.500 |
| Seated_Height_Max | 4.1000 |
| Supply_Voltage_Max | 2.70000 |
| Supply_Voltage_Min | 2.30000 |
| Supply_Voltage_Nom | 2.5 |
| Surface_Mount | Yes |
| Terminal_Form | Gull Wing |
| Terminal_Pitch | 0.500 |
| Terminal_Position | QUAD |
Request a Quote
Clients Also Buy
EPF10K50GM403-5
Loadable PLD, 27ns, CMOS, CPGA403
EPF10K50SBC356-3X
Loadable PLD, 0.5ns, CMOS, PBGA356
EPF10K50SFC672-1X
Loadable PLD, 8ns, CMOS, PBGA672
