EPF10K50EPI208-2
Loadable PLD, 10ns, CMOS, PQFP208Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
The Altera EPF10K50EPI208-2 is a loadable PLD from the EPF10K50 series. This CMOS device, housed in a 208-pin S-PQFP-G208 package with a 0.5mm terminal pitch, offers 147 I/O lines and 4 dedicated inputs, supporting a total of 151 inputs. It features a 10ns propagation delay and operates with a nominal supply voltage of 2.5V, ranging from 2.3V to 2.7V. The device supports a maximum clock frequency of 714MHz and operates within an industrial temperature range of -40°C to 85°C. Applications for this component include telecommunications, industrial control systems, and consumer electronics.
Additional Information
Series: EPF10K50RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Length | 28.0000 |
| Width | 28.0000 |
| Technology | CMOS |
| Clock_Frequency_Max | 714.00000 |
| JESD_30_Code | S-PQFP-G208 |
| Number_of_Dedicated_Inputs | 4 |
| Number_of_I_O_Lines | 147 |
| Number_of_Inputs | 151 |
| Number_of_Outputs | 147 |
| Number_of_Terminals | 208 |
| Operating_Temperature_Max | 85.0 |
| Operating_Temperature_Min | -40.0 |
| Organization | 4 DEDICATED INPUTS, 147 I/O |
| Output_Function | MIXED |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | FQFP |
| Package_Shape | Square |
| Package_Style | FLATPACK, FINE PITCH |
| Programmable_Logic_Type | LOADABLE PLD |
| Propagation_Delay | 10.000 |
| Seated_Height_Max | 4.1000 |
| Supply_Voltage_Max | 2.70000 |
| Supply_Voltage_Min | 2.30000 |
| Supply_Voltage_Nom | 2.5 |
| Surface_Mount | Yes |
| Terminal_Form | Gull Wing |
| Terminal_Pitch | 0.500 |
| Terminal_Position | QUAD |
Request a Quote
Clients Also Buy
EPF10K50GM403-5
Loadable PLD, 27ns, CMOS, CPGA403
EPF10K50SBC356-3X
Loadable PLD, 0.5ns, CMOS, PBGA356
EPF10K50SFC672-1X
Loadable PLD, 8ns, CMOS, PBGA672
