EPF10K50EBC256-1
Loadable PLD, 0.6ns, PBGA256Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
Altera EPF10K50EBC256-1 is a loadable PLD from the EPF10K50 series. This device features 191 I/O lines and 4 dedicated inputs, configurable within a 256-ball PBGA package. It offers a maximum clock frequency of 714.29 MHz and a typical propagation delay of 0.6 ns. The operating supply voltage ranges from 2.3 V to 2.7 V, with a nominal value of 2.5 V. This component is designed for surface mounting with a 1.27 mm terminal pitch. Applications for this device can be found in telecommunications, industrial control, and data processing systems. The package is a square grid array (S-PBGA-B256) with a seated height of 2.3 mm.
Additional Information
Series: EPF10K50RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Length | 27.0000 |
| Width | 27.0000 |
| Clock_Frequency_Max | 714.29000 |
| JESD_30_Code | S-PBGA-B256 |
| Number_of_Dedicated_Inputs | 4 |
| Number_of_I_O_Lines | 191 |
| Number_of_Inputs | 195 |
| Number_of_Outputs | 191 |
| Number_of_Terminals | 256 |
| Operating_Temperature_Max | 70.0 |
| Operating_Temperature_Min | 0.0 |
| Organization | 4 DEDICATED INPUTS, 191 I/O |
| Output_Function | MIXED |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | BGA |
| Package_Shape | Square |
| Package_Style | GRID ARRAY |
| Programmable_Logic_Type | LOADABLE PLD |
| Propagation_Delay | 0.600 |
| Seated_Height_Max | 2.3000 |
| Supply_Voltage_Max | 2.70000 |
| Supply_Voltage_Min | 2.30000 |
| Supply_Voltage_Nom | 2.5 |
| Surface_Mount | Yes |
| Terminal_Form | Ball |
| Terminal_Pitch | 1.270 |
| Terminal_Position | Bottom |
Request a Quote
Clients Also Buy
EPF10K50GM403-5
Loadable PLD, 27ns, CMOS, CPGA403
EPF10K50SBC356-3X
Loadable PLD, 0.5ns, CMOS, PBGA356
EPF10K50SFC672-1X
Loadable PLD, 8ns, CMOS, PBGA672
