EPF10K50BI356-3
Loadable PLD, 17.2ns, CMOS, PBGA356Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
Altera EPF10K50 series device, part number EPF10K50BI356-3, is a CMOS Loadable Programmable Logic Device (PLD) featuring 274 I/O lines and 4 dedicated inputs. This device operates with a supply voltage range of 4.75V to 5.25V and offers a maximum clock frequency of 434.78 MHz. The propagation delay is 17.2 ns. Packaged in a 356-ball Plastic Ball Grid Array (PBGA) with a terminal pitch of 1.27 mm, it supports surface mounting and has a seated height of 1.63 mm. Operating temperature ranges from -40°C to 85°C. This component is commonly utilized in industrial automation, telecommunications infrastructure, and high-performance computing applications.
Additional Information
Series: EPF10K50RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Width | 35.0000 |
| Technology | CMOS |
| Length | 35.0000 |
| Clock_Frequency_Max | 434.78000 |
| JESD_30_Code | S-PBGA-B356 |
| Number_of_Dedicated_Inputs | 4 |
| Number_of_I_O_Lines | 274 |
| Number_of_Inputs | 282 |
| Number_of_Outputs | 274 |
| Number_of_Terminals | 356 |
| Operating_Temperature_Max | 85.0 |
| Operating_Temperature_Min | -40.0 |
| Organization | 4 DEDICATED INPUTS, 274 I/O |
| Output_Function | REGISTERED |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | LBGA |
| Package_Equivalence_Code | BGA356,26X26,50 |
| Package_Shape | Square |
| Package_Style | GRID ARRAY, LOW PROFILE |
| Programmable_Logic_Type | LOADABLE PLD |
| Propagation_Delay | 17.200 |
| Seated_Height_Max | 1.6300 |
| Supply_Voltage_Max | 5.25000 |
| Supply_Voltage_Min | 4.75000 |
| Supply_Voltage_Nom | 5 |
| Surface_Mount | Yes |
| Terminal_Form | Ball |
| Terminal_Pitch | 1.270 |
| Terminal_Position | Bottom |
Request a Quote
Clients Also Buy
EPF10K50GM403-5
Loadable PLD, 27ns, CMOS, CPGA403
EPF10K50SBC356-3X
Loadable PLD, 0.5ns, CMOS, PBGA356
EPF10K50SFC672-1X
Loadable PLD, 8ns, CMOS, PBGA672
