EPF10K40QM240-5
Loadable PLD, 27ns, CMOS, PQFP240Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
The Altera EPF10K40QM240-5 is a loadable Programmable Logic Device (PLD) from the EPF10K40 series. This CMOS component features 2304 logic elements and a propagation delay of 27ns, supporting a maximum clock frequency of 53.76 MHz. It includes built-in JTAG boundary-scan test circuitry and offers 4 dedicated inputs. The device operates within a supply voltage range of 4.5V to 5.5V, with a nominal value of 5V. Packaged in a 240-terminal Square Fine Pitch Quad Flatpack (S-PQFP-G240) with a 0.500mm terminal pitch, it is designed for surface mounting. Operating over an extended temperature range from -55°C to 125°C, this PLD is suitable for applications in industrial, telecommunications, and computing sectors.
Additional Information
Series: EPF10K40RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Length | 32.0000 |
| Width | 32.0000 |
| Technology | CMOS |
| Additional_Feature | 2304 LOGIC ELEMENTS; BUILT-IN JTAG BOUNDARY-SCAN TEST CIRCUITRY |
| Clock_Frequency_Max | 53.76000 |
| JESD_30_Code | S-PQFP-G240 |
| Number_of_Dedicated_Inputs | 4 |
| Number_of_Terminals | 240 |
| Operating_Temperature_Max | 125.0 |
| Operating_Temperature_Min | -55.0 |
| Organization | 4 DEDICATED INPUTS |
| Output_Function | REGISTERED |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | FQFP |
| Package_Shape | Square |
| Package_Style | FLATPACK, FINE PITCH |
| Programmable_Logic_Type | LOADABLE PLD |
| Propagation_Delay | 27.000 |
| Seated_Height_Max | 4.1000 |
| Supply_Voltage_Max | 5.50000 |
| Supply_Voltage_Min | 4.50000 |
| Supply_Voltage_Nom | 5 |
| Surface_Mount | Yes |
| Terminal_Form | Gull Wing |
| Terminal_Pitch | 0.500 |
| Terminal_Position | QUAD |
Request a Quote
Clients Also Buy
EPF10K40BI356-5
Loadable PLD, 27ns, CMOS, PBGA356
EPF10K40BC356-4
Loadable PLD, 23.8ns, CMOS, PBGA356
EPF10K40BM356-4
Loadable PLD, 23.8ns, CMOS, PBGA356