EPF10K40QI208-3
Loadable PLD, 17.2ns, CMOS, PQFP208Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
The Altera EPF10K40QI208-3 is a loadable PLD from the EPF10K40 series, featuring a 17.2ns propagation delay and CMOS technology. This device, packaged in a 208-pin S-PQFP (JESD-30 code S-PQFP-G208), offers 147 I/O lines and 4 dedicated inputs, with a total of 151 inputs. Its organization comprises registered output functions and operates within a supply voltage range of 4.75V to 5.25V. The component supports a maximum clock frequency of 434.78 MHz and has an operating temperature range of -40°C to +85°C. Applications for this component are found in telecommunications, industrial control, and consumer electronics sectors. The surface-mount device has a terminal pitch of 0.500mm and a gull wing terminal form.
Additional Information
Series: EPF10K40RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Width | 28.0000 |
| Technology | CMOS |
| Length | 28.0000 |
| Clock_Frequency_Max | 434.78000 |
| JESD_30_Code | S-PQFP-G208 |
| Number_of_Dedicated_Inputs | 4 |
| Number_of_I_O_Lines | 147 |
| Number_of_Inputs | 151 |
| Number_of_Outputs | 147 |
| Number_of_Terminals | 208 |
| Operating_Temperature_Max | 85.0 |
| Operating_Temperature_Min | -40.0 |
| Organization | 4 DEDICATED INPUTS, 147 I/O |
| Output_Function | REGISTERED |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | FQFP |
| Package_Shape | Square |
| Package_Style | FLATPACK, FINE PITCH |
| Programmable_Logic_Type | LOADABLE PLD |
| Propagation_Delay | 17.200 |
| Seated_Height_Max | 4.1000 |
| Supply_Voltage_Max | 5.25000 |
| Supply_Voltage_Min | 4.75000 |
| Supply_Voltage_Nom | 5 |
| Surface_Mount | Yes |
| Terminal_Form | Gull Wing |
| Terminal_Pitch | 0.500 |
| Terminal_Position | QUAD |
Request a Quote
Clients Also Buy
EPF10K40BI356-5
Loadable PLD, 27ns, CMOS, PBGA356
EPF10K40BC356-4
Loadable PLD, 23.8ns, CMOS, PBGA356
EPF10K40BM356-4
Loadable PLD, 23.8ns, CMOS, PBGA356