EPF10K200SQI240-3
Loadable PLD, 16ns, CMOS, PQFP240Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
The Altera EPF10K200SQI240-3 is a loadable Programmable Logic Device (PLD) from the EPF10K200 series. This CMOS component features a 16ns propagation delay and operates within a temperature range of -40°C to +85°C. It is housed in a 240-terminal, 32mm square, fine-pitch plastic flatpack (PQFP240) with a 0.500mm terminal pitch. The device offers 182 I/O lines and 186 total inputs, including 4 dedicated inputs. Its organization is specified as 4 DEDICATED INPUTS and 182 I/O. The supply voltage range is 2.3V to 2.7V, with a nominal value of 2.5V. This PLD is suitable for applications in telecommunications, industrial control, and consumer electronics.
Additional Information
Series: EPF10K200RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Length | 32.0000 |
| Width | 32.0000 |
| Technology | CMOS |
| Clock_Frequency_Max | 666.67000 |
| JESD_30_Code | S-PQFP-G240 |
| Number_of_Dedicated_Inputs | 4 |
| Number_of_I_O_Lines | 182 |
| Number_of_Inputs | 186 |
| Number_of_Outputs | 182 |
| Number_of_Terminals | 240 |
| Operating_Temperature_Max | 85.0 |
| Operating_Temperature_Min | -40.0 |
| Organization | 4 DEDICATED INPUTS, 182 I/O |
| Output_Function | MIXED |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | FQFP |
| Package_Equivalence_Code | QFP240,1.3SQ,20 |
| Package_Shape | Square |
| Package_Style | FLATPACK, FINE PITCH |
| Programmable_Logic_Type | LOADABLE PLD |
| Propagation_Delay | 16.000 |
| Seated_Height_Max | 4.1000 |
| Supply_Voltage_Max | 2.70000 |
| Supply_Voltage_Min | 2.30000 |
| Supply_Voltage_Nom | 2.5 |
| Surface_Mount | Yes |
| Terminal_Form | Gull Wing |
| Terminal_Pitch | 0.500 |
| Terminal_Position | QUAD |
Request a Quote
Clients Also Buy
EPF10K200SBI600-1X
Loadable PLD, 9ns, CMOS, PBGA600
EPF10K200SBI356-2X
Loadable PLD, 0.6ns, CMOS, PBGA356
EPF10K200SFI672-1X
Loadable PLD, 9ns, CMOS, PBGA672