Home

Products

Embedded

CPLDs (Complex Programmable Logic Devices)

Programmable Logic Devices

EPF10K200SBC356-3X

Banner
productimage

EPF10K200SBC356-3X

Loadable PLD, 0.8ns, CMOS, PBGA356

Manufacturer: Altera

Categories: Programmable Logic Devices

Quality Control: Learn More

The Altera EPF10K200SBC356-3X is a loadable PLD from the EPF10K200 series, featuring CMOS technology. This device offers 274 I/O lines and a propagation delay of 0.8ns, supporting a maximum clock frequency of 666 MHz. It operates within a supply voltage range of 2.375V to 2.625V, with a nominal voltage of 2.5V. The component is housed in a 356-ball PBGA (S-PBGA-B356) package with a terminal pitch of 1.27mm. Its operating temperature range is from 0°C to 70°C. This device is suitable for applications in telecommunications, industrial control, and consumer electronics.

Additional Information

Series: EPF10K200RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:
Technical Details:
Width35.0000
TechnologyCMOS
Length35.0000
Clock_Frequency_Max666.00000
JESD_30_CodeS-PBGA-B356
Number_of_Dedicated_Inputs6
Number_of_I_O_Lines274
Number_of_Inputs274
Number_of_Outputs274
Number_of_Terminals356
Operating_Temperature_Max70.0
Operating_Temperature_Min0.0
Organization6 DEDICATED INPUTS, 274 I/O
Output_FunctionMIXED
Package_Body_MaterialPLASTIC/EPOXY
Package_CodeLBGA
Package_Equivalence_CodeBGA356,26X26,50
Package_ShapeSquare
Package_StyleGRID ARRAY, LOW PROFILE
Programmable_Logic_TypeLOADABLE PLD
Propagation_Delay0.800
Seated_Height_Max1.6300
Supply_Voltage_Max2.62500
Supply_Voltage_Min2.37500
Supply_Voltage_Nom2.5
Surface_MountYes
Terminal_FormBall
Terminal_Pitch1.270
Terminal_PositionBottom

Request a Quote

Name (required)

Phone (required)

Work Email (required)

Country (required)

Company Name (required)

CAPTCHA

Clients Also Buy
product image
EPF10K200SBI600-1X

Loadable PLD, 9ns, CMOS, PBGA600

product image
EPF10K200SBI356-2X

Loadable PLD, 0.6ns, CMOS, PBGA356

product image
EPF10K200SFI672-1X

Loadable PLD, 9ns, CMOS, PBGA672