EPF10K130VGI599-4
Loadable PLD, 24.2ns, CMOS, CPGA599Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
The Altera EPF10K130VGI599-4 is a loadable Programmable Logic Device (PLD) from the EPF10K130 series. This CMOS device features a propagation delay of 24.2 ns and operates within a supply voltage range of 3.0V to 3.6V, with a nominal voltage of 3.3V. It offers 503 input lines and 499 output lines, with 470 I/O lines and 4 dedicated inputs. The component is housed in a 599-terminal Ceramic Pin Grid Array (CPGA) package, conforming to the S-CPGA-P599 JESD-30 code. This device is suitable for applications in telecommunications, industrial control, and computing. The operating temperature range is -40°C to 85°C.
Additional Information
Series: EPF10K130RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Length | 62.4840 |
| Width | 62.4840 |
| Technology | CMOS |
| Clock_Frequency_Max | 714.29000 |
| JESD_30_Code | S-CPGA-P599 |
| Number_of_Dedicated_Inputs | 4 |
| Number_of_I_O_Lines | 470 |
| Number_of_Inputs | 503 |
| Number_of_Outputs | 499 |
| Number_of_Terminals | 599 |
| Operating_Temperature_Max | 85.0 |
| Operating_Temperature_Min | -40.0 |
| Organization | 4 DEDICATED INPUTS, 470 I/O |
| Output_Function | REGISTERED |
| Package_Body_Material | CERAMIC, METAL-SEALED COFIRED |
| Package_Code | IPGA |
| Package_Equivalence_Code | SPGA599,47X47 |
| Package_Shape | Square |
| Package_Style | GRID ARRAY, INTERSTITIAL PITCH |
| Programmable_Logic_Type | LOADABLE PLD |
| Propagation_Delay | 24.200 |
| Seated_Height_Max | 5.0800 |
| Supply_Voltage_Max | 3.60000 |
| Supply_Voltage_Min | 3.00000 |
| Supply_Voltage_Nom | 3.3 |
| Surface_Mount | No |
| Terminal_Form | PIN/PEG |
| Terminal_Pitch | 2.540 |
| Terminal_Position | Perpendicular |
Request a Quote
Clients Also Buy
EPF10K130EBI356-2X
Loadable PLD, 0.5ns, CMOS, PBGA356
EPF10K130EFC672-1N
Loadable PLD, 0.3ns, CMOS, PBGA672
EPF10K130EFC672-3N
Loadable PLD, 0.6ns, CMOS, PBGA672