EPF10K130EPI240-2
Loadable PLD, 12ns, CMOS, PQFP240Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
The Altera EPF10K130EPI240-2 is a CMOS, loadable Programmable Logic Device (PLD) from the EPF10K130 series. This component features a propagation delay of 12.000 ns and a maximum clock frequency of 714.00000 MHz. It offers 186 I/O lines and 4 dedicated inputs, with a total of 190 inputs and 186 outputs. The device is housed in a 240-terminal, square, fine-pitch flatpack package (PQFP240) with gull wing terminals, designed for surface mounting. Operating within a temperature range of -40.0°C to 85.0°C, it requires a supply voltage between 2.375V and 2.625V, with a nominal voltage of 2.5V. This PLD is suitable for applications in telecommunications, computing, and industrial control systems.
Additional Information
Series: EPF10K130RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Length | 32.0000 |
| Width | 32.0000 |
| Technology | CMOS |
| Clock_Frequency_Max | 714.00000 |
| JESD_30_Code | S-PQFP-G240 |
| Number_of_Dedicated_Inputs | 4 |
| Number_of_I_O_Lines | 186 |
| Number_of_Inputs | 190 |
| Number_of_Outputs | 186 |
| Number_of_Terminals | 240 |
| Operating_Temperature_Max | 85.0 |
| Operating_Temperature_Min | -40.0 |
| Organization | 4 DEDICATED INPUTS, 186 I/O |
| Output_Function | MIXED |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | FQFP |
| Package_Shape | Square |
| Package_Style | FLATPACK, FINE PITCH |
| Programmable_Logic_Type | LOADABLE PLD |
| Propagation_Delay | 12.000 |
| Seated_Height_Max | 4.1000 |
| Supply_Voltage_Max | 2.62500 |
| Supply_Voltage_Min | 2.37500 |
| Supply_Voltage_Nom | 2.5 |
| Surface_Mount | Yes |
| Terminal_Form | Gull Wing |
| Terminal_Pitch | 0.500 |
| Terminal_Position | QUAD |
Request a Quote
Clients Also Buy
EPF10K130EBI356-2X
Loadable PLD, 0.5ns, CMOS, PBGA356
EPF10K130EFC672-1N
Loadable PLD, 0.3ns, CMOS, PBGA672
EPF10K130EFC672-3N
Loadable PLD, 0.6ns, CMOS, PBGA672