EPF10K130EPC240-3
Loadable PLD, 16ns, CMOS, PQFP240Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
Altera's EPF10K130EPC240-3 is a CMOS, loadable Programmable Logic Device (PLD) from the EPF10K130 series. This device features 186 I/O lines and a total of 190 inputs, with 4 dedicated inputs. It operates with a nominal supply voltage of 2.5V, ranging from 2.375V to 2.625V. The propagation delay is specified at 16.000 ns, supporting a maximum clock frequency of 625.00000 MHz. Packaged in a 240-terminal, square Fine Pitch Quad Flat Pack (FQFP) with a terminal pitch of 0.500 mm, this surface-mount component is designed for demanding applications. Its operating temperature range is 0.0°C to 70.0°C. The EPF10K130EPC240-3 finds utility in telecommunications, computing, and industrial control systems.
Additional Information
Series: EPF10K130RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Length | 32.0000 |
| Width | 32.0000 |
| Technology | CMOS |
| Clock_Frequency_Max | 625.00000 |
| JESD_30_Code | S-PQFP-G240 |
| Number_of_Dedicated_Inputs | 4 |
| Number_of_I_O_Lines | 186 |
| Number_of_Inputs | 190 |
| Number_of_Outputs | 186 |
| Number_of_Terminals | 240 |
| Operating_Temperature_Max | 70.0 |
| Operating_Temperature_Min | 0.0 |
| Organization | 4 DEDICATED INPUTS, 186 I/O |
| Output_Function | MIXED |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | FQFP |
| Package_Shape | Square |
| Package_Style | FLATPACK, FINE PITCH |
| Programmable_Logic_Type | LOADABLE PLD |
| Propagation_Delay | 16.000 |
| Seated_Height_Max | 4.1000 |
| Supply_Voltage_Max | 2.62500 |
| Supply_Voltage_Min | 2.37500 |
| Supply_Voltage_Nom | 2.5 |
| Surface_Mount | Yes |
| Terminal_Form | Gull Wing |
| Terminal_Pitch | 0.500 |
| Terminal_Position | QUAD |
Request a Quote
Clients Also Buy
EPF10K130EBI356-2X
Loadable PLD, 0.5ns, CMOS, PBGA356
EPF10K130EFC672-1N
Loadable PLD, 0.3ns, CMOS, PBGA672
EPF10K130EFC672-3N
Loadable PLD, 0.6ns, CMOS, PBGA672