EPF10K130EFI672-2
Loadable PLD, 12ns, CMOS, PBGA672Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
The Altera EPF10K130EFI672-2 is a CMOS Loadable PLD from the EPF10K130 series. This device features a 12ns propagation delay and operates within a temperature range of -40°C to 85°C with a nominal supply voltage of 2.5V, ranging from 2.3V to 2.7V. It is packaged in a 672-terminal PBGA (S-PBGA-B672) with a terminal pitch of 1.000mm, presenting a square 26x26mm footprint. The device offers 413 I/O lines, 4 dedicated inputs, and a total of 417 inputs. Its organization supports mixed output functions and is suitable for surface-mount applications. This component finds application in sectors such as telecommunications, industrial control, and consumer electronics.
Additional Information
Series: EPF10K130RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Length | 27.0000 |
| Width | 27.0000 |
| Technology | CMOS |
| Clock_Frequency_Max | 833.33000 |
| JESD_30_Code | S-PBGA-B672 |
| Number_of_Dedicated_Inputs | 4 |
| Number_of_I_O_Lines | 413 |
| Number_of_Inputs | 417 |
| Number_of_Outputs | 413 |
| Number_of_Terminals | 672 |
| Operating_Temperature_Max | 85.0 |
| Operating_Temperature_Min | -40.0 |
| Organization | 4 DEDICATED INPUTS, 413 I/O |
| Output_Function | MIXED |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | BGA |
| Package_Equivalence_Code | BGA672,26X26,40 |
| Package_Shape | Square |
| Package_Style | GRID ARRAY |
| Programmable_Logic_Type | LOADABLE PLD |
| Propagation_Delay | 12.000 |
| Seated_Height_Max | 2.1000 |
| Supply_Voltage_Max | 2.70000 |
| Supply_Voltage_Min | 2.30000 |
| Supply_Voltage_Nom | 2.5 |
| Surface_Mount | Yes |
| Terminal_Form | Ball |
| Terminal_Pitch | 1.000 |
| Terminal_Position | Bottom |
Request a Quote
Clients Also Buy
EPF10K130EBI356-2X
Loadable PLD, 0.5ns, CMOS, PBGA356
EPF10K130EFC672-1N
Loadable PLD, 0.3ns, CMOS, PBGA672
EPF10K130EFC672-3N
Loadable PLD, 0.6ns, CMOS, PBGA672