EPF10K130EBI356-3
Loadable PLD, 16ns, CMOS, PBGA356Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
The Altera EPF10K130EBI356-3 is a loadable Programmable Logic Device (PLD) from the EPF10K130 series, featuring a 16ns propagation delay and CMOS technology. This component is housed in a 356-terminal PBGA (Ball Grid Array) package, specifically a 26x26mm square grid array with a low profile and 1.27mm terminal pitch. It offers 274 I/O lines, 4 dedicated inputs, and a total of 278 inputs. The device operates within a voltage range of 2.3V to 2.7V, with a nominal supply of 2.5V. Its operating temperature spans from -40°C to +85°C. This PLD is suitable for various applications including telecommunications, industrial automation, and computing.
Additional Information
Series: EPF10K130RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Length | 35.0000 |
| Width | 35.0000 |
| Technology | CMOS |
| Clock_Frequency_Max | 666.67000 |
| JESD_30_Code | S-PBGA-B356 |
| Number_of_Dedicated_Inputs | 4 |
| Number_of_I_O_Lines | 274 |
| Number_of_Inputs | 278 |
| Number_of_Outputs | 274 |
| Number_of_Terminals | 356 |
| Operating_Temperature_Max | 85.0 |
| Operating_Temperature_Min | -40.0 |
| Organization | 4 DEDICATED INPUTS, 274 I/O |
| Output_Function | MIXED |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | LBGA |
| Package_Equivalence_Code | BGA356,26X26,50 |
| Package_Shape | Square |
| Package_Style | GRID ARRAY, LOW PROFILE |
| Programmable_Logic_Type | LOADABLE PLD |
| Propagation_Delay | 16.000 |
| Seated_Height_Max | 1.6300 |
| Supply_Voltage_Max | 2.70000 |
| Supply_Voltage_Min | 2.30000 |
| Supply_Voltage_Nom | 2.5 |
| Surface_Mount | Yes |
| Terminal_Form | Ball |
| Terminal_Pitch | 1.270 |
| Terminal_Position | Bottom |
Request a Quote
Clients Also Buy
EPF10K130EBI356-2X
Loadable PLD, 0.5ns, CMOS, PBGA356
EPF10K130EFC672-1N
Loadable PLD, 0.3ns, CMOS, PBGA672
EPF10K130EFC672-3N
Loadable PLD, 0.6ns, CMOS, PBGA672