EPF10K130EBC672-3
Loadable PLD, 0.9ns, PBGA672Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
The Altera EPF10K130EBC672-3 is a loadable Programmable Logic Device (PLD) from the EPF10K130 series. Featuring a 0.9ns propagation delay and a maximum clock frequency of 625MHz, this component is housed in a 672-ball grid array (BGA) package, specifically an S-PBGA-B672, with a terminal pitch of 1.000mm. It offers 4 dedicated inputs and 413 I/O lines, accommodating a total of 417 inputs and 413 outputs. This device operates within a supply voltage range of 2.3V to 2.7V, with a nominal 2.5V, and has an operating temperature range of 0°C to 70°C. Its robust construction, with a plastic/epoxy package body, makes it suitable for demanding applications in industries such as telecommunications, industrial automation, and consumer electronics.
Additional Information
Series: EPF10K130RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Length | 27.0000 |
| Width | 27.0000 |
| Clock_Frequency_Max | 625.00000 |
| JESD_30_Code | S-PBGA-B672 |
| Number_of_Dedicated_Inputs | 4 |
| Number_of_I_O_Lines | 413 |
| Number_of_Inputs | 417 |
| Number_of_Outputs | 413 |
| Number_of_Terminals | 672 |
| Operating_Temperature_Max | 70.0 |
| Operating_Temperature_Min | 0.0 |
| Organization | 4 DEDICATED INPUTS, 413 I/O |
| Output_Function | MIXED |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | BGA |
| Package_Shape | Square |
| Package_Style | GRID ARRAY |
| Programmable_Logic_Type | LOADABLE PLD |
| Propagation_Delay | 0.900 |
| Seated_Height_Max | 1.8600 |
| Supply_Voltage_Max | 2.70000 |
| Supply_Voltage_Min | 2.30000 |
| Supply_Voltage_Nom | 2.5 |
| Surface_Mount | Yes |
| Terminal_Form | Ball |
| Terminal_Pitch | 1.000 |
| Terminal_Position | Bottom |
Request a Quote
Clients Also Buy
EPF10K130EBI356-2X
Loadable PLD, 0.5ns, CMOS, PBGA356
EPF10K130EFC672-1N
Loadable PLD, 0.3ns, CMOS, PBGA672
EPF10K130EFC672-3N
Loadable PLD, 0.6ns, CMOS, PBGA672