EPF10K100GC504-4
Loadable PLD, 23.8ns, CMOS, CPGA504Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
The Altera EPF10K100GC504-4 is a loadable Programmable Logic Device (PLD) from the EPF10K100 series. This CMOS component features 4992 configurable logic elements and supports I/O operation with 3.3V or 5V compatibility. It offers 406 I/O lines and a maximum clock frequency of 60.60000 MHz. The package is a 504-pin Ceramic Pin Grid Array (CPGA) with a propagation delay of 23.800 ns. This device finds application in telecommunications, industrial control, and data processing systems. It operates within a temperature range of 0.0°C to 70.0°C and requires a supply voltage between 4.75V and 5.25V.
Additional Information
Series: EPF10K100RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Length | 57.4000 |
| Width | 57.4000 |
| Technology | CMOS |
| Additional_Feature | 4992 LOGIC ELEMENTS CONFIGURABLE I/O OPERATION WITH 3.3V OR 5V |
| Clock_Frequency_Max | 60.60000 |
| JESD_30_Code | S-CPGA-P504 |
| Number_of_Dedicated_Inputs | 4 |
| Number_of_I_O_Lines | 406 |
| Number_of_Inputs | 410 |
| Number_of_Outputs | 410 |
| Number_of_Terminals | 504 |
| Operating_Temperature_Max | 70.0 |
| Operating_Temperature_Min | 0.0 |
| Organization | 4 DEDICATED INPUTS, 406 I/O |
| Output_Function | REGISTERED |
| Package_Body_Material | CERAMIC, METAL-SEALED COFIRED |
| Package_Code | PGA |
| Package_Shape | Square |
| Package_Style | GRID ARRAY |
| Programmable_Logic_Type | LOADABLE PLD |
| Propagation_Delay | 23.800 |
| Seated_Height_Max | 5.0770 |
| Supply_Voltage_Max | 5.25000 |
| Supply_Voltage_Min | 4.75000 |
| Supply_Voltage_Nom | 5 |
| Surface_Mount | No |
| Terminal_Form | PIN/PEG |
| Terminal_Pitch | 1.270 |
| Terminal_Position | Perpendicular |
Request a Quote
Clients Also Buy
EPF10K100GC503-5
Loadable PLD, 0.5ns, CMOS, PPGA503
EPF10K100EFC672-3X
Loadable PLD, 16ns, CMOS, PBGA672
EPF10K100ABI356-1
Loadable PLD, 12.5ns, CMOS, PBGA356
