EPF10K100EFC672-1
Loadable PLD, 9ns, CMOS, PBGA672Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
The Altera EPF10K100EFC672-1 is a loadable PLD from the EPF10K100 series, featuring a 9ns propagation delay and CMOS technology. This component utilizes a 672-ball grid array (PBGA672) package with a 1.000mm terminal pitch. It offers 338 I/O lines and 342 total inputs, with 4 dedicated inputs. The operating supply voltage ranges from 2.3V to 2.7V, with a nominal value of 2.5V. This device is suitable for applications in telecommunications, industrial control, and consumer electronics, operating within a temperature range of 0°C to 70°C. The Altera EPF10K100EFC672-1 provides robust programmability for complex logic designs.
Additional Information
Series: EPF10K100RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Length | 27.0000 |
| Width | 27.0000 |
| Technology | CMOS |
| Clock_Frequency_Max | 1000.00000 |
| JESD_30_Code | S-PBGA-B672 |
| Number_of_Dedicated_Inputs | 4 |
| Number_of_I_O_Lines | 338 |
| Number_of_Inputs | 342 |
| Number_of_Outputs | 338 |
| Number_of_Terminals | 672 |
| Operating_Temperature_Max | 70.0 |
| Operating_Temperature_Min | 0.0 |
| Organization | 4 DEDICATED INPUTS, 338 I/O |
| Output_Function | MIXED |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | BGA |
| Package_Equivalence_Code | BGA672,26X26,40 |
| Package_Shape | Square |
| Package_Style | GRID ARRAY |
| Programmable_Logic_Type | LOADABLE PLD |
| Propagation_Delay | 9.000 |
| Seated_Height_Max | 2.1000 |
| Supply_Voltage_Max | 2.70000 |
| Supply_Voltage_Min | 2.30000 |
| Supply_Voltage_Nom | 2.5 |
| Surface_Mount | Yes |
| Terminal_Form | Ball |
| Terminal_Pitch | 1.000 |
| Terminal_Position | Bottom |
Request a Quote
Clients Also Buy
EPF10K100GC503-5
Loadable PLD, 0.5ns, CMOS, PPGA503
EPF10K100EFC672-3X
Loadable PLD, 16ns, CMOS, PBGA672
EPF10K100ABI356-1
Loadable PLD, 12.5ns, CMOS, PBGA356
