EPF10K100EBC256-2
Loadable PLD, 0.7ns, PBGA256Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
The Altera EPF10K100EBC256-2 is a loadable Programmable Logic Device (PLD) from the EPF10K100 series. This component features 191 I/O lines and 4 dedicated inputs, with a total of 195 inputs and 191 outputs within its 256-terminal S-PBGA-B256 package. It operates with a supply voltage range of 2.3V to 2.7V, centered around a nominal 2.5V. The device offers a maximum clock frequency of 714.29 MHz and a propagation delay of 0.7ns. Designed for surface mounting, this PLD is housed in a square plastic/epoxy grid array package with ball terminals spaced at 1.27mm. Its operating temperature range is from 0°C to 70°C. This component finds application in various industries including telecommunications, industrial control, and consumer electronics.
Additional Information
Series: EPF10K100RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Length | 27.0000 |
| Width | 27.0000 |
| Clock_Frequency_Max | 714.29000 |
| JESD_30_Code | S-PBGA-B256 |
| Number_of_Dedicated_Inputs | 4 |
| Number_of_I_O_Lines | 191 |
| Number_of_Inputs | 195 |
| Number_of_Outputs | 191 |
| Number_of_Terminals | 256 |
| Operating_Temperature_Max | 70.0 |
| Operating_Temperature_Min | 0.0 |
| Organization | 4 DEDICATED INPUTS, 191 I/O |
| Output_Function | MIXED |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | BGA |
| Package_Shape | Square |
| Package_Style | GRID ARRAY |
| Programmable_Logic_Type | LOADABLE PLD |
| Propagation_Delay | 0.700 |
| Seated_Height_Max | 2.3000 |
| Supply_Voltage_Max | 2.70000 |
| Supply_Voltage_Min | 2.30000 |
| Supply_Voltage_Nom | 2.5 |
| Surface_Mount | Yes |
| Terminal_Form | Ball |
| Terminal_Pitch | 1.270 |
| Terminal_Position | Bottom |
Request a Quote
Clients Also Buy
EPF10K100GC503-5
Loadable PLD, 0.5ns, CMOS, PPGA503
EPF10K100EFC672-3X
Loadable PLD, 16ns, CMOS, PBGA672
EPF10K100ABI356-1
Loadable PLD, 12.5ns, CMOS, PBGA356
