EPF10K100BRC240-1
Loadable PLD, 11ns, CMOS, PQFP240Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
Altera EPF10K100 Series Loadable PLD, part number EPF10K100BRC240-1, is a CMOS-based programmable logic device featuring 189 I/O lines and 193 total inputs. This device operates with a supply voltage range of 2.3V to 2.7V, nominal at 2.5V, and exhibits a maximum propagation delay of 11.0 ns. The EPF10K100BRC240-1 is housed in a 240-terminal PQFP package with a terminal pitch of 0.500mm. Its organization includes four dedicated inputs, supporting mixed output functions. This component is suitable for applications in telecommunications, industrial automation, and consumer electronics. The operating temperature range is from 0°C to 70°C.
Additional Information
Series: EPF10K100RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Width | 32.0000 |
| Technology | CMOS |
| Length | 32.0000 |
| Clock_Frequency_Max | 1000.00000 |
| JESD_30_Code | S-PQFP-G240 |
| Number_of_Dedicated_Inputs | 4 |
| Number_of_I_O_Lines | 189 |
| Number_of_Inputs | 193 |
| Number_of_Outputs | 189 |
| Number_of_Terminals | 240 |
| Operating_Temperature_Max | 70.0 |
| Operating_Temperature_Min | 0.0 |
| Organization | 4 DEDICATED INPUTS, 189 I/O |
| Output_Function | MIXED |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | HFQFP |
| Package_Equivalence_Code | QFP240,1.3SQ,20 |
| Package_Shape | Square |
| Package_Style | FLATPACK, HEAT SINK/SLUG, FINE PITCH |
| Programmable_Logic_Type | LOADABLE PLD |
| Propagation_Delay | 11.000 |
| Seated_Height_Max | 4.1000 |
| Supply_Voltage_Max | 2.70000 |
| Supply_Voltage_Min | 2.30000 |
| Supply_Voltage_Nom | 2.5 |
| Surface_Mount | Yes |
| Terminal_Form | Gull Wing |
| Terminal_Pitch | 0.500 |
| Terminal_Position | QUAD |
Request a Quote
Clients Also Buy
EPF10K100GC503-5
Loadable PLD, 0.5ns, CMOS, PPGA503
EPF10K100EFC672-3X
Loadable PLD, 16ns, CMOS, PBGA672
EPF10K100ABI356-1
Loadable PLD, 12.5ns, CMOS, PBGA356
