EPF10K100BQI240-2
Loadable PLD, 12ns, CMOS, PQFP240Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
The Altera EPF10K100BQI240-2 is a loadable PLD from the EPF10K100 series, featuring CMOS technology and a 12ns propagation delay. This device offers 189 I/O lines and 4 dedicated inputs, with a total of 193 inputs and 189 outputs. Packaged in a 240-pin PQFP (S-PQFP-G240) with a 0.500mm terminal pitch, it operates within a temperature range of -40°C to 85°C and a supply voltage of 2.3V to 2.7V, nominal 2.5V. Its organization supports mixed output functions, suitable for applications in telecommunications, industrial automation, and consumer electronics. The component is designed for surface mounting with a square, fine-pitch flatpack package style.
Additional Information
Series: EPF10K100RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Width | 32.0000 |
| Technology | CMOS |
| Length | 32.0000 |
| Clock_Frequency_Max | 714.29000 |
| JESD_30_Code | S-PQFP-G240 |
| Number_of_Dedicated_Inputs | 4 |
| Number_of_I_O_Lines | 189 |
| Number_of_Inputs | 193 |
| Number_of_Outputs | 189 |
| Number_of_Terminals | 240 |
| Operating_Temperature_Max | 85.0 |
| Operating_Temperature_Min | -40.0 |
| Organization | 4 DEDICATED INPUTS, 189 I/O |
| Output_Function | MIXED |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | FQFP |
| Package_Equivalence_Code | QFP240,1.3SQ,20 |
| Package_Shape | Square |
| Package_Style | FLATPACK, FINE PITCH |
| Programmable_Logic_Type | LOADABLE PLD |
| Propagation_Delay | 12.000 |
| Seated_Height_Max | 4.1000 |
| Supply_Voltage_Max | 2.70000 |
| Supply_Voltage_Min | 2.30000 |
| Supply_Voltage_Nom | 2.5 |
| Surface_Mount | Yes |
| Terminal_Form | Gull Wing |
| Terminal_Pitch | 0.500 |
| Terminal_Position | QUAD |
Request a Quote
Clients Also Buy
EPF10K100GC503-5
Loadable PLD, 0.5ns, CMOS, PPGA503
EPF10K100EFC672-3X
Loadable PLD, 16ns, CMOS, PBGA672
EPF10K100ABI356-1
Loadable PLD, 12.5ns, CMOS, PBGA356
