Home

Products

Embedded

CPLDs (Complex Programmable Logic Devices)

Programmable Logic Devices

EPF10K100BM560-5

Banner
productimage

EPF10K100BM560-5

Loadable PLD, 27ns, CMOS, PBGA560

Manufacturer: Altera

Categories: Programmable Logic Devices

Quality Control: Learn More

Altera EPF10K100BM560-5 is a loadable PLD featuring 4992 configurable logic elements and 560 terminals in a square, bottom-entry, ball grid array (PBGA560) package. This CMOS device operates with configurable I/O supporting 3.3V or 5V, and a nominal supply voltage of 5V, ranging from 4.5V to 5.5V. It boasts a maximum clock frequency of 53.76 MHz and a propagation delay of 27 ns. The component offers 4 dedicated inputs and registered output functions. Its operating temperature range spans from -55°C to 125°C. Applications for this Altera device include telecommunications, industrial control, and computing systems.

Additional Information

Series: EPF10K100RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:
Technical Details:
Length42.5000
Width42.5000
TechnologyCMOS
Additional_Feature4992 LOGIC ELEMENTS CONFIGURABLE I/O OPERATION WITH 3.3V OR 5V
Clock_Frequency_Max53.76000
JESD_30_CodeS-PBGA-B560
Number_of_Dedicated_Inputs4
Number_of_Terminals560
Operating_Temperature_Max125.0
Operating_Temperature_Min-55.0
Organization4 DEDICATED INPUTS
Output_FunctionREGISTERED
Package_Body_MaterialPLASTIC/EPOXY
Package_CodeBGA
Package_ShapeSquare
Package_StyleGRID ARRAY
Programmable_Logic_TypeLOADABLE PLD
Propagation_Delay27.000
Seated_Height_Max1.7000
Supply_Voltage_Max5.50000
Supply_Voltage_Min4.50000
Supply_Voltage_Nom5
Surface_MountYes
Terminal_FormBall
Terminal_Pitch1.270
Terminal_PositionBottom

Request a Quote

Name (required)

Phone (required)

Work Email (required)

Country (required)

Company Name (required)

CAPTCHA

Clients Also Buy
product image
EPF10K100GC503-5

Loadable PLD, 0.5ns, CMOS, PPGA503

product image
EPF10K100EFC672-3X

Loadable PLD, 16ns, CMOS, PBGA672

product image
EPF10K100ABI356-1

Loadable PLD, 12.5ns, CMOS, PBGA356