EPF10K100ABI484-2
Loadable PLD, 0.7ns, PBGA484Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
Altera EPF10K100 Series Loadable PLD, part number EPF10K100ABI484-2, offers a 0.7ns propagation delay. This device features 369 I/O lines and 4 dedicated inputs, with a total of 373 inputs and 369 outputs. Operating within a -40°C to 85°C temperature range, it requires a supply voltage from 3.0V to 3.6V, nominally 3.3V. The component is housed in a 484-terminal, square, plastic/epoxy BGA (S-PBGA-B484) package with a 1.000mm terminal pitch, suitable for surface mounting. Its organization supports mixed output functions, making it applicable in industries such as telecommunications, computing, and industrial control systems. The maximum clock frequency is rated at 769.23 MHz.
Additional Information
Series: EPF10K100RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Length | 23.0000 |
| Width | 23.0000 |
| Clock_Frequency_Max | 769.23000 |
| JESD_30_Code | S-PBGA-B484 |
| Number_of_Dedicated_Inputs | 4 |
| Number_of_I_O_Lines | 369 |
| Number_of_Inputs | 373 |
| Number_of_Outputs | 369 |
| Number_of_Terminals | 484 |
| Operating_Temperature_Max | 85.0 |
| Operating_Temperature_Min | -40.0 |
| Organization | 4 DEDICATED INPUTS, 369 I/O |
| Output_Function | MIXED |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | BGA |
| Package_Shape | Square |
| Package_Style | GRID ARRAY |
| Programmable_Logic_Type | LOADABLE PLD |
| Propagation_Delay | 0.700 |
| Seated_Height_Max | 3.5000 |
| Supply_Voltage_Max | 3.60000 |
| Supply_Voltage_Min | 3.00000 |
| Supply_Voltage_Nom | 3.3 |
| Surface_Mount | Yes |
| Terminal_Form | Ball |
| Terminal_Pitch | 1.000 |
| Terminal_Position | Bottom |
Request a Quote
Clients Also Buy
EPF10K100GC503-5
Loadable PLD, 0.5ns, CMOS, PPGA503
EPF10K100EFC672-3X
Loadable PLD, 16ns, CMOS, PBGA672
EPF10K100ABI356-1
Loadable PLD, 12.5ns, CMOS, PBGA356
