EP20K30ERC208-2
Loadable PLD, 2.69ns, CMOS, PQFP208Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
Altera EP20K30ERC208-2 is a loadable PLD from the EP20K30 series, featuring CMOS technology and a 2.69ns propagation delay. This device is housed in a 208-pin PQFP (Plastic Quad Flat Pack) package with a terminal pitch of 0.500mm, offering 125 I/O lines and a total of 117 inputs and 117 outputs. It operates within a temperature range of 0°C to 85°C and supports a nominal supply voltage of 2.5V, with a maximum of 2.625V and a minimum of 2.375V. The organization includes 4 dedicated inputs and utilizes macrocells for output functions. This component is suitable for applications in telecommunications, industrial automation, and consumer electronics.
Additional Information
Series: EP20K30RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Width | 28.0000 |
| Technology | CMOS |
| Length | 28.0000 |
| Clock_Frequency_Max | 2127.00000 |
| JESD_30_Code | S-PQFP-G208 |
| Number_of_Dedicated_Inputs | 4 |
| Number_of_I_O_Lines | 125 |
| Number_of_Inputs | 117 |
| Number_of_Outputs | 117 |
| Number_of_Terminals | 208 |
| Operating_Temperature_Max | 85.0 |
| Operating_Temperature_Min | 0.0 |
| Organization | 4 DEDICATED INPUTS, 125 I/O |
| Output_Function | MACROCELL |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | HFQFP |
| Package_Equivalence_Code | QFP208,1.2SQ,20 |
| Package_Shape | Square |
| Package_Style | FLATPACK, HEAT SINK/SLUG, FINE PITCH |
| Programmable_Logic_Type | LOADABLE PLD |
| Propagation_Delay | 2.690 |
| Seated_Height_Max | 4.1000 |
| Supply_Voltage_Max | 2.62500 |
| Supply_Voltage_Min | 2.37500 |
| Supply_Voltage_Nom | 2.5 |
| Surface_Mount | Yes |
| Terminal_Form | Gull Wing |
| Terminal_Pitch | 0.500 |
| Terminal_Position | QUAD |
Request a Quote
Clients Also Buy
EP20K30EFC672-1
Loadable PLD, PBGA672
EP20K30EQC208-2X
Loadable PLD, 2.69ns, CMOS, PQFP208
EP20K30EQC208-1X
Loadable PLD, 1.91ns, CMOS, PQFP208
