EP20K30EQI208-3
Loadable PLD, 3.98ns, CMOS, PQFP208Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
Altera EP20K30EQI208-3 is a loadable PLD from the EP20K30 series, featuring a 3.98ns propagation delay and CMOS technology. This device operates with a supply voltage range of 2.375V to 2.625V and is packaged in a 208-pin PQFP (FQFP) with a terminal pitch of 0.500mm. It offers 125 I/O lines and 4 dedicated inputs, with a maximum operating temperature of 100°C. The EP20K30EQI208-3 is suitable for applications in telecommunications, industrial control, and computing systems. Its organization includes 117 inputs and 117 outputs, employing macrocells for output functions. The component is designed for surface mounting in a square, flatpack, fine-pitch configuration.
Additional Information
Series: EP20K30RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Length | 28.0000 |
| Width | 28.0000 |
| Technology | CMOS |
| Clock_Frequency_Max | 1449.00000 |
| JESD_30_Code | S-PQFP-G208 |
| Number_of_Dedicated_Inputs | 4 |
| Number_of_I_O_Lines | 125 |
| Number_of_Inputs | 117 |
| Number_of_Outputs | 117 |
| Number_of_Terminals | 208 |
| Operating_Temperature_Max | 100.0 |
| Operating_Temperature_Min | -40.0 |
| Organization | 4 DEDICATED INPUTS, 125 I/O |
| Output_Function | MACROCELL |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | FQFP |
| Package_Equivalence_Code | QFP208,1.2SQ,20 |
| Package_Shape | Square |
| Package_Style | FLATPACK, FINE PITCH |
| Programmable_Logic_Type | LOADABLE PLD |
| Propagation_Delay | 3.980 |
| Seated_Height_Max | 4.1000 |
| Supply_Voltage_Max | 2.62500 |
| Supply_Voltage_Min | 2.37500 |
| Supply_Voltage_Nom | 2.5 |
| Surface_Mount | Yes |
| Terminal_Form | Gull Wing |
| Terminal_Pitch | 0.500 |
| Terminal_Position | QUAD |
Request a Quote
Clients Also Buy
EP20K30EFC672-1
Loadable PLD, PBGA672
EP20K30EQC208-2X
Loadable PLD, 2.69ns, CMOS, PQFP208
EP20K30EQC208-1X
Loadable PLD, 1.91ns, CMOS, PQFP208
