EP20K30EFC672
Loadable PLD, PBGA672Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
The Altera EP20K30EFC672 is a loadable PLD from the EP20K30 series, housed in a 672-terminal PBGA package. This device offers 128 I/O lines and 4 dedicated inputs, with a maximum clock frequency of 160 MHz. It operates within a temperature range of 0°C to 85°C and features a nominal supply voltage of 1.8V, with a minimum of 1.71V and a maximum of 1.89V. The component's organization includes macrocells for output functions, and its square, grid array package has a terminal pitch of 1.00 mm. This PLD is suitable for applications in industrial automation, telecommunications, and consumer electronics.
Additional Information
Series: EP20K30RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Length | 27.0000 |
| Width | 27.0000 |
| Clock_Frequency_Max | 160.00000 |
| JESD_30_Code | S-PBGA-B672 |
| Number_of_Dedicated_Inputs | 4 |
| Number_of_I_O_Lines | 128 |
| Number_of_Inputs | 132 |
| Number_of_Outputs | 128 |
| Number_of_Terminals | 672 |
| Operating_Temperature_Max | 85.0 |
| Operating_Temperature_Min | 0.0 |
| Organization | 4 DEDICATED INPUTS, 128 I/O |
| Output_Function | MACROCELL |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | BGA |
| Package_Equivalence_Code | BGA672,26X26,40 |
| Package_Shape | Square |
| Package_Style | GRID ARRAY |
| Programmable_Logic_Type | LOADABLE PLD |
| Seated_Height_Max | 2.1000 |
| Supply_Voltage_Max | 1.89000 |
| Supply_Voltage_Min | 1.71000 |
| Supply_Voltage_Nom | 1.8 |
| Surface_Mount | Yes |
| Terminal_Form | Ball |
| Terminal_Pitch | 1.000 |
| Terminal_Position | Bottom |
Request a Quote
Clients Also Buy
EP20K30EFC672-1
Loadable PLD, PBGA672
EP20K30EQC208-2X
Loadable PLD, 2.69ns, CMOS, PQFP208
EP20K30EQC208-1X
Loadable PLD, 1.91ns, CMOS, PQFP208
