EP20K30EFC324-2
Loadable PLD, 2.69ns, CMOS, PBGA324Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
Altera EP20K30EFC324-2 is a CMOS loadable PLD from the EP20K30 series. This device features 128 I/O lines and 4 dedicated inputs, with a total of 120 inputs and 120 outputs. It operates with a nominal supply voltage of 1.8V, ranging from 1.71V to 1.89V. The propagation delay is rated at 2.69ns. This surface-mount component is housed in a 324-ball grid array (BGA) package with dimensions of 19x19mm and a terminal pitch of 1.000mm. The operating temperature range is 0°C to 85°C. This device is suitable for applications in telecommunications, industrial control, and consumer electronics.
Additional Information
Series: EP20K30RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Length | 19.0000 |
| Width | 19.0000 |
| Technology | CMOS |
| Clock_Frequency_Max | 160.00000 |
| JESD_30_Code | S-PBGA-B324 |
| Number_of_Dedicated_Inputs | 4 |
| Number_of_I_O_Lines | 128 |
| Number_of_Inputs | 120 |
| Number_of_Outputs | 120 |
| Number_of_Terminals | 324 |
| Operating_Temperature_Max | 85.0 |
| Operating_Temperature_Min | 0.0 |
| Organization | 4 DEDICATED INPUTS, 128 I/O |
| Output_Function | MACROCELL |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | BGA |
| Package_Equivalence_Code | BGA324,18X18,40 |
| Package_Shape | Square |
| Package_Style | GRID ARRAY |
| Programmable_Logic_Type | LOADABLE PLD |
| Propagation_Delay | 2.690 |
| Seated_Height_Max | 2.1000 |
| Supply_Voltage_Max | 1.89000 |
| Supply_Voltage_Min | 1.71000 |
| Supply_Voltage_Nom | 1.8 |
| Surface_Mount | Yes |
| Terminal_Form | Ball |
| Terminal_Pitch | 1.000 |
| Terminal_Position | Bottom |
Request a Quote
Clients Also Buy
EP20K30EFC672-1
Loadable PLD, PBGA672
EP20K30EQC208-2X
Loadable PLD, 2.69ns, CMOS, PQFP208
EP20K30EQC208-1X
Loadable PLD, 1.91ns, CMOS, PQFP208
