EP20K200QC208-2V
Loadable PLD, 0.4ns, CMOS, PQFP208Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
Altera EP20K200 series loadable PLD, part number EP20K200QC208-2V. This CMOS device features a propagation delay of 0.4ns and a maximum clock frequency of 34.00000 MHz. It offers 144 I/O lines and 4 dedicated inputs, with a total of 138 inputs and 138 outputs. The component is housed in a 208-terminal, square, fine-pitch flatpack package (S-PQFP-G208) with a 0.500mm terminal pitch. Operating within a temperature range of 0.0°C to 85.0°C, it requires a supply voltage between 2.375V and 2.625V, with a nominal voltage of 2.5V. This programmable logic device is suitable for applications in industrial control, telecommunications, and consumer electronics.
Additional Information
Series: EP20K200RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Width | 28.0000 |
| Technology | CMOS |
| Length | 28.0000 |
| Clock_Frequency_Max | 34.00000 |
| JESD_30_Code | S-PQFP-G208 |
| Number_of_Dedicated_Inputs | 4 |
| Number_of_I_O_Lines | 144 |
| Number_of_Inputs | 138 |
| Number_of_Outputs | 138 |
| Number_of_Terminals | 208 |
| Operating_Temperature_Max | 85.0 |
| Operating_Temperature_Min | 0.0 |
| Organization | 4 DEDICATED INPUTS, 144 I/O |
| Output_Function | MACROCELL |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | FQFP |
| Package_Equivalence_Code | QFP208,1.2SQ,20 |
| Package_Shape | Square |
| Package_Style | FLATPACK, FINE PITCH |
| Programmable_Logic_Type | LOADABLE PLD |
| Propagation_Delay | 0.400 |
| Seated_Height_Max | 4.1000 |
| Supply_Voltage_Max | 2.62500 |
| Supply_Voltage_Min | 2.37500 |
| Supply_Voltage_Nom | 2.5 |
| Surface_Mount | Yes |
| Terminal_Form | Gull Wing |
| Terminal_Pitch | 0.500 |
| Terminal_Position | QUAD |
Request a Quote
Clients Also Buy
EP20K200RI208-2V
Loadable PLD, 3ns, CMOS, PQFP208
EP20K200QI240-1V
Loadable PLD, 2.5ns, CMOS, PQFP240
EP20K200RI208-3V
Loadable PLD, 3.6ns, CMOS, PQFP208