EP20K200FC484-2X
Loadable PLD, 3ns, CMOS, PBGA484Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
The Altera EP20K200FC484-2X is a loadable PLD from the EP20K200 series. This CMOS device features a propagation delay of 3.000 ns and a maximum clock frequency of 1000.00000 MHz. It offers 376 I/O lines within a 484-terminal, square PBGA package with a terminal pitch of 1.000 mm. Designed for surface mounting, it operates within a temperature range of 0.0°C to 85.0°C and utilizes a supply voltage between 2.37500 V and 2.62500 V. This component is commonly found in industrial automation, telecommunications infrastructure, and high-performance computing applications.
Additional Information
Series: EP20K200RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Length | 23.0000 |
| Width | 23.0000 |
| Technology | CMOS |
| Clock_Frequency_Max | 1000.00000 |
| JESD_30_Code | S-PBGA-B484 |
| Number_of_Dedicated_Inputs | 0 |
| Number_of_I_O_Lines | 376 |
| Number_of_Inputs | 380 |
| Number_of_Outputs | 376 |
| Number_of_Terminals | 484 |
| Operating_Temperature_Max | 85.0 |
| Operating_Temperature_Min | 0.0 |
| Organization | 0 DEDICATED INPUTS, 376 I/O |
| Output_Function | MACROCELL |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | BGA |
| Package_Equivalence_Code | BGA484,22X22,40 |
| Package_Shape | Square |
| Package_Style | GRID ARRAY |
| Programmable_Logic_Type | LOADABLE PLD |
| Propagation_Delay | 3.000 |
| Seated_Height_Max | 2.1000 |
| Supply_Voltage_Max | 2.62500 |
| Supply_Voltage_Min | 2.37500 |
| Supply_Voltage_Nom | 2.5 |
| Surface_Mount | Yes |
| Terminal_Form | Ball |
| Terminal_Pitch | 1.000 |
| Terminal_Position | Bottom |
Request a Quote
Clients Also Buy
EP20K200RI208-2V
Loadable PLD, 3ns, CMOS, PQFP208
EP20K200QI240-1V
Loadable PLD, 2.5ns, CMOS, PQFP240
EP20K200RI208-3V
Loadable PLD, 3.6ns, CMOS, PQFP208