EP20K200ERC240-2
Loadable PLD, 1.97ns, CMOS, PQFP240Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
Altera EP20K200 series programmable logic device, part number EP20K200ERC240-2, is a loadable PLD manufactured using CMOS technology. This device features a propagation delay of 1.97 ns and operates with a nominal supply voltage of 2.5V, with a range of 2.375V to 2.625V. It is housed in a 240-terminal fine-pitch plastic flatpack (PQFP240) with a square package shape. The organization includes 4 dedicated inputs and 168 I/O lines, supporting 160 inputs and 160 outputs. The maximum clock frequency is 1818 MHz. This component is suitable for applications within the industrial and communications sectors. The operating temperature range is 0°C to 85°C.
Additional Information
Series: EP20K200RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Width | 32.0000 |
| Technology | CMOS |
| Length | 32.0000 |
| Clock_Frequency_Max | 1818.00000 |
| JESD_30_Code | S-PQFP-G240 |
| Number_of_Dedicated_Inputs | 4 |
| Number_of_I_O_Lines | 168 |
| Number_of_Inputs | 160 |
| Number_of_Outputs | 160 |
| Number_of_Terminals | 240 |
| Operating_Temperature_Max | 85.0 |
| Operating_Temperature_Min | 0.0 |
| Organization | 4 DEDICATED INPUTS, 168 I/O |
| Output_Function | MACROCELL |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | FQFP |
| Package_Equivalence_Code | QFP240,1.3SQ,20 |
| Package_Shape | Square |
| Package_Style | FLATPACK, FINE PITCH |
| Programmable_Logic_Type | LOADABLE PLD |
| Propagation_Delay | 1.970 |
| Seated_Height_Max | 4.1000 |
| Supply_Voltage_Max | 2.62500 |
| Supply_Voltage_Min | 2.37500 |
| Supply_Voltage_Nom | 2.5 |
| Surface_Mount | Yes |
| Terminal_Form | Gull Wing |
| Terminal_Pitch | 0.500 |
| Terminal_Position | QUAD |
Request a Quote
Clients Also Buy
EP20K200RI208-2V
Loadable PLD, 3ns, CMOS, PQFP208
EP20K200QI240-1V
Loadable PLD, 2.5ns, CMOS, PQFP240
EP20K200RI208-3V
Loadable PLD, 3.6ns, CMOS, PQFP208